bit3195
Abstract: dmo 265 8051 interfacing programming examples TTB-11 diode T35 12H XRT7234 XR-T7295E XRT7296 XR-T7296 332102rx
Text: xr XRT7234 PRELIMINARY E3 UNI FOR ATM NOVEMBER ‘999 1.0 SYSTEM DESCRIPTION The XR-T7234 E3 UNI IC for ATM consists of the following functional sections/blocks. • Transmit Section – Transmit Utopia Interface Block – Transmit Cell Processor Block – Transmit E3 Framer Block
|
Original
|
PDF
|
XRT7234
XR-T7234
Width16
XR-T7234A
XR-T7234--160
bit3195
dmo 265
8051 interfacing programming examples
TTB-11
diode T35 12H
XRT7234
XR-T7295E
XRT7296
XR-T7296
332102rx
|
33272P
Abstract: ctet
Text: xr PRELIMINARY XRT7234 E3 UNI FOR ATM NOVEMBER ‘999 REV. P1.0.0 1.0 SYSTEM DESCRIPTION The XR- T7234 E3 UNI IC for ATM consists of the following functional sections/ blocks. • Transmit Section – Transmit Utopia Interface Block – Transmit Cell Processor Block
|
Original
|
PDF
|
idth16
33272P
ctet
|
AD27
Abstract: I960 XRT94L33 XRT94L33IB TTL RS232 buffer
Text: xr XRT94L33 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET N0VEMBER 2006 REV.1.2.0. GENERAL DESCRIPTION FEATURES The XRT94L33 is a highly integrated SONET/SDH terminator designed for E3/DS3/STS-1 mapping/de-mapping functions from either the STS-3 or STM-1 data stream. The XRT94L33
|
Original
|
PDF
|
XRT94L33
XRT94L33
AD27
I960
XRT94L33IB
TTL RS232 buffer
|
0X1F65
Abstract: 0X1121
Text: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION OCTOBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter
|
Original
|
PDF
|
XRT79L71
XRT79L71
0X1F65
0X1121
|
GR-499-CORE
Abstract: dmo 365 r 17X17 GR-253 XRT79L71 XRT79L71IB CIRCUIT DIAGRAM UPS HDLC HDB3 AMI ENCODER DECODER
Text: PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMER/LIU COMBO - REGISTER/ OCTOBER 2010 GENERAL DESCRIPTION REV. P2.0.0 • Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation The XRT79L71 is a single channel, integrated DS3/
|
Original
|
PDF
|
XRT79L71
XRT79L71
GR-499-CORE
dmo 365 r
17X17
GR-253
XRT79L71IB
CIRCUIT DIAGRAM UPS
HDLC
HDB3 AMI ENCODER DECODER
|
dmo 365 r
Abstract: RUR 117-5 ELLS 110 PC403 XRT79L71 XRT79L71IB 17X17 GR-253 GR-499-CORE E1 HDB3
Text: áç PRELIMINARY XRT79L71 1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC JUNE 2003 REV. P1.0.3 GENERAL DESCRIPTION • JTAG Interface The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter
|
Original
|
PDF
|
XRT79L71
XRT79L71
dmo 365 r
RUR 117-5
ELLS 110
PC403
XRT79L71IB
17X17
GR-253
GR-499-CORE
E1 HDB3
|
0x1758
Abstract: dmo 365 r dmo 365 17X17 GR-253 GR-499-CORE XRT79L71 XRT79L71IB CIRCUIT DIAGRAM UPS 775 intel
Text: XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC JUNE 2007 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter Attenuator that is designed to support ATM direct
|
Original
|
PDF
|
XRT79L71
XRT79L71
0x1758
dmo 365 r
dmo 365
17X17
GR-253
GR-499-CORE
XRT79L71IB
CIRCUIT DIAGRAM UPS
775 intel
|
tms 3874
Abstract: RS8228EBG RS8398 Rockwell framer" Trec Part Numbering System GR
Text: R O C K W E L L Network access S E M I C O N D U C T O R S Y S T E M S RS8228 Octal ATM Transmission Convergence PHY Device datasheett PROVIDING HIGH SPEED MULTIMEDIA CONNECTIONS September 1998 Advance Information This document contains information on a product under development. The parametric information contains target
|
Original
|
PDF
|
RS8228
RS8228
N8228DSA
tms 3874
RS8228EBG
RS8398
Rockwell framer"
Trec Part Numbering System GR
|
RS8228EBGB
Abstract: 28228-12 100064B
Text: RS8228 Octal ATM Transmission Convergence PHY Device The RS8228 Octal ATM Transmission Convergence PHY device dramatically improves performance for switch and access system low-speed ports by integrating all the ATM physical layer processing functions found in the ATM Forum Cell Based Transmission
|
Original
|
PDF
|
RS8228
RS8228
af-phy-0043
RS8228EBGB
28228-12
100064B
|
11-B
Abstract: 11-D DS26101 bts 122 E1 frame
Text: DS26101 8-Port TDM-to-ATM PHY www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
DS26101
11-B
11-D
bts 122
E1 frame
|
RLCD14
Abstract: RLCD10
Text: DS26102 16-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26102 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26102
16-Port
DS26101
56-G6017-001C
X256-1*
DS26101N
RLCD14
RLCD10
|
11-D
Abstract: DS26102 11-B RLCD10 E1 frame
Text: DS26102 16-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26102 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26102
16-Port
DS26102
11-D
11-B
RLCD10
E1 frame
|
TTD10
Abstract: CS2180 N1175
Text: CDB Device Cell Delineation Block TXC-05150 DATA SHEET Preliminary DESCRIPTION The Cell Delineation Block CDB is an ATM cell interface device. The CDB function is to extract ATM cells from, and insert ATM cells into, a line interface signal having one of several possible transmission formats.
|
Original
|
PDF
|
TXC-05150
TXC-05150-MB
TTD10
CS2180
N1175
|
28228-11
Abstract: No abstract text available
Text: RS8228/M28228 Octal ATM Transmission Convergence PHY Device The RS8228 Octal ATM Transmission Convergence PHY device dramatically improves performance for switch and access system low-speed ports by integrating all the ATM physical layer processing functions found in the ATM Forum Cell Based Transmission
|
Original
|
PDF
|
RS8228/M28228
RS8228
af-phy-0043
M28228-21
PD01-D228-163
5A991
28228G-12
M28228-21
M28228G-21
RS8228EBG
28228-11
|
|
|
Untitled
Abstract: No abstract text available
Text: DS26101 8-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
DS26101
56-G6017-001C
X256-1*
DS26101N
|
motorola bts maintenance
Abstract: g6017
Text: DS26101 8-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
56-G6017-001C
X256-1*
DS26101N
motorola bts maintenance
g6017
|
11-B
Abstract: 11-D DS26101
Text: DS26101 8-Port Transmission Convergence Device www.maxim-ic.com GENERAL DESCRIPTION FEATURES On the transmit side, the DS26101 receives ATM cells from an ATM device through a UTOPIA II interface, provides cell buffering up to 4 cells , HEC generation and insertion, cell scrambling, and converts the data
|
Original
|
PDF
|
DS26101
DS26101
11-B
11-D
|
CS2180
Abstract: AN-402 CS61534 TXC-05105 HEC 50 E3
Text: AN-402 APPLICATION NOTE CDB ATM Device, TXC-05105 Designing with TranSwitch CDB Device for a Non-Terminating ATM Applications • The Cell Delineation Block CDB is described in this Application Note in Non-Terminating ATM applications such as an ATM Switch.
|
Original
|
PDF
|
AN-402
TXC-05105
TXC-05105-AN402
CS2180
AN-402
CS61534
TXC-05105
HEC 50 E3
|
M02069
Abstract: bt8953 hecs 50 CX28229 M02063 M28228 RS8228EBG RS8228EBGB 4.20 mA Transmitter
Text: RS8228/M28228 Octal ATM Transmission Convergence PHY Device The RS8228 Octal ATM Transmission Convergence PHY device dramatically improves performance for switch and access system low-speed ports by integrating all the ATM physical layer processing functions found in the ATM Forum Cell Based Transmission
|
Original
|
PDF
|
RS8228/M28228
RS8228
af-phy-0043
28228-DSH-001-C
M02069
bt8953
hecs 50
CX28229
M02063
M28228
RS8228EBG
RS8228EBGB
4.20 mA Transmitter
|
cdb 475 e
Abstract: No abstract text available
Text: CDB Device Cell Delineation Block TXC-05150 m W DATA SHEET Preliminary FEATURES DESCRIPTION • ATM cell delineation per CCITT I.432 • ATM cell rate adaptation • Identifies OAM F4 cells and non-user cells • Operation from 1.544 Mbps to 155.52 Mbps • Programmable interfaces to DS1, DS3, E1, E3,
|
OCR Scan
|
PDF
|
TXC-05150
TXC-05150-MB
cdb 475 e
|
CS2181
Abstract: HEC 50 E3 CS2180 TXC-05150-MB txc 7a atm header error checking dsl CT 7A2 RTD16 SU310 CS21M
Text: CDB Device Cell Delineation Block TXC-05150 DATA SHEET Preliminary FEATURES DESCRIPTION ATM cell delineation per CCITT 1.432 ATM cell rate adaptation Identifies OAM F4 cells and non-user cells Operation from 1.544 Mbps to 155.52 Mbps Programmable interfaces to DS1, DS3, E1, E3,
|
OCR Scan
|
PDF
|
TXC-05150
144-pin
C-05150-MB
TXC-05150-MB
T0041SH
CS2181
HEC 50 E3
CS2180
TXC-05150-MB
txc 7a
atm header error checking dsl
CT 7A2
RTD16
SU310
CS21M
|
ssy 1920
Abstract: L8222
Text: llOii 1.0 Product Description - The Bt8222 ATM Physical Interface PHY) device is a receiver/transmitter which converts several types of frames to ATM cells and vice versa. The device contains framers for DS3, E3, E4, STS-1, STS-3c nd STM-1. This chapter provides an
|
OCR Scan
|
PDF
|
Bt8222
Bt8222,
Bt8222.
int103
L8222
Bt8222
ssy 1920
|
Untitled
Abstract: No abstract text available
Text: Preliminary y » c w XR-T7234 E3 UNI User Network Interface 1C for ATM j R • %. .the analog plus company June 1997-3 FEATURES APPLICATIONS Compliant with UTOPIA Level 2 Interface Specification ATM Switches Supports 8 or 16 Bit UTOPIA Bus Operating at
|
OCR Scan
|
PDF
|
25MHz
33MHz
50MHz
XR-T7245,
XR-T7234
3422blfl
3422blfi
|
ATM microcontrollers
Abstract: XR-7234A XR-7234B atm receiver multi-bit error header INCOMING MATERIAL FLOW PROCESS Pin-for-Pin Compatible with the
Text: Preliminary XR-T7234 «✓ Z * E X A E3 UNI User Network Interface 1C for ATM R December 1997-1 FEATURES APPLICATIONS • Compliant with UTOPIA Level 2 Interface Specification • Supports 8 or 16 Bit UTOPIA Bus Operating at 25MHz or 33MHz or 50MHz • User Programmable Cell Filter
|
OCR Scan
|
PDF
|
XR-T7234
25MHz
33MHz
50MHz
XR-T7245,
ATM microcontrollers
XR-7234A
XR-7234B
atm receiver multi-bit error header
INCOMING MATERIAL FLOW PROCESS
Pin-for-Pin Compatible with the
|