Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    H11 449 Search Results

    H11 449 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: LS6027 LSI Game Roulette AND Watch Features * * * * * Real time clock. Alarm and snooze. 3 keys operation, KSET, KHR, KMIN. Analog display. Roulette game * * * * 1/2 bias 1/3 duty LCD format 32768 Crystal oscillator Single 3.0V operation. Direct buzzer driver.


    Original
    LS6027 LS6027 PDF

    Single Pole Miniature Slide Switch

    Abstract: No abstract text available
    Text: Toggles Series CS Miniature Power Rated Slides Rockers General Specifications Electrical Capacity Resistive Load Pushbuttons Power Level: Programmable Illuminated PB Other Ratings 10 milliohms maximum 1,000 megohms minimum @ 500V DC 1,000V AC minimum between contacts for 1 minute minimum;


    Original
    CS12ANW03 CS22BNW03 Single Pole Miniature Slide Switch PDF

    Untitled

    Abstract: No abstract text available
    Text: Toggles Series CS Miniature Power Rated Slides Rockers General Specifications Electrical Capacity Resistive Load Pushbuttons Power Level: 3A @ 125V AC or 2A @ 250V AC Programmable Illuminated PB Other Ratings Contact Resistance: Insulation Resistance: Dielectric Strength:


    Original
    CS12ANW03 CS22BNW03 PDF

    C 33725

    Abstract: cenelec S10 K4 Philips 72125
    Text: Philips Semiconductors Appendices General APPENDIX A - COMMON FREQUENCY SETS FOR ddim MEASUREMENTS fm MHz fp (MHz) fq (MHz) fr (MHz) 33.25 35.25 42.25 44.25 163.25 165.25 172.25 174.25 185.25 187.25 194.25 196.25 285.25 287.25 294.25 296.25 335.25 337.25


    Original
    PDF

    p181 g8

    Abstract: 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140
    Text: Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.4 April 30, 2001 Preliminary Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original
    DS001-4 tha00 XC2S50 DS001-1, DS001-2, DS001-3, DS001-4, p181 g8 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140 PDF

    337 BGA

    Abstract: U212-25 AA10 AA23 EP20K200C E22/6/BC237/238/239/EPC16/TL7660IDGKRG4-datasheet
    Text: EP20K200C I/O Pin-Outs ver. 1.0 I/O & Pad Number Pin/Pad VREF Orientation Function Bank 208-Pin PQFP 1 240-Pin PQFP (1) 484-Pin 356-Pin FineLine BGA BGA 652-Pin BGA 672-Pin FineLine BGA 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 –


    Original
    EP20K200C 208-Pin 240-Pin 484-Pin 356-Pin 652-Pin 672-Pin 337 BGA U212-25 AA10 AA23 E22/6/BC237/238/239/EPC16/TL7660IDGKRG4-datasheet PDF

    p181 g8

    Abstract: 105 p180 g8 p27m2 L2251 SPARTAN-II xc2s200 pq208 p180 g8 6p114 DS001-4 g5209 N2407
    Text: Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.0 September 18, 2000 Preliminary Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original
    DS001-4 IndicatesP10 DS001-1, DS001-2, DS001-3, DS001-4, p181 g8 105 p180 g8 p27m2 L2251 SPARTAN-II xc2s200 pq208 p180 g8 6p114 DS001-4 g5209 N2407 PDF

    AA10

    Abstract: AA23 EP20K200E E22/6/BC237/238/239/EPC16/TL7660IDGKRG4-datasheet
    Text: EP20K200E I/O Pins ver. 1.0 I/O & VREF Bank 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – 8 8 8 8 8 – Pad Number Orientation Pin/Pad Function 208-Pin PQFP 1 240-Pin PQFP (1) 484-Pin 356-Pin FineLine BGA BGA


    Original
    EP20K200E 208-Pin 240-Pin 484-Pin 356-Pin 652-Pin 672-Pin AA10 AA23 E22/6/BC237/238/239/EPC16/TL7660IDGKRG4-datasheet PDF

    105 p180 g8

    Abstract: SPARTAN-II xc2s200 pq208 p181 g8 g5209 p115 SPARTAN XC2S50 P120 G8 transistor be p88 P137 P141
    Text: 028 Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.5 September 3, 2003 Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original
    DS001-4 XC2S50 XC2S30 DS001-1, DS001-2, DS001-3, DS001-4, 105 p180 g8 SPARTAN-II xc2s200 pq208 p181 g8 g5209 p115 SPARTAN XC2S50 P120 G8 transistor be p88 P137 P141 PDF

    U18 524

    Abstract: n20v7 VCCIO11
    Text: EPXA1 I/O Pins version 1.6 I/O & VREF Bank B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B8 Altera Corporation Pad Number Orientation Pin/Pad Function 672-Pin FineLine BGA 484-Pin Fineline


    Original
    672-Pin 484-Pin U18 524 n20v7 VCCIO11 PDF

    EPSON C691 MAIN

    Abstract: YUHINA G1142 ATI-RS480M MAX1999EEI T Wistron Corporation APM3023N wistron G791SFX foxconn
    Text: 5 4 300~400mA 100/133Mhz CLK GEN ICS 951412 IDT CV137 100Mhz 100/133Mhz 3 CPU clk NB clk VTT 1.25V S3 AMD CPU Mem Ref 1.25V fr S3 SB clk VDDA 2.5V S0 VGA clk VDD VCC_core S0 VDDIO 2.5V S3 AVDD 3.3 S0 CRT/TV AVDDDI , AVDDQ 1.8V S0 ( CRT/TV) LVDS 1.8V S0 ATI


    Original
    318Mhz 400mA 200Mhz 100/133Mhz 100Mhz 100/133Mhz CV137 200-PIN 48Mhz 16b/8b EPSON C691 MAIN YUHINA G1142 ATI-RS480M MAX1999EEI T Wistron Corporation APM3023N wistron G791SFX foxconn PDF

    FF 400 R14

    Abstract: 208pin PQFP BB 298 431 A1 aa g15 BB 313 BB 438 BB 444 EPM3512A aa t 224
    Text: EPM3512A Dedicated Pin-Outs ver. 1.0 Dedicated Pin INPUT/GCLK1 INPUT/GCLRn INPUT/OE1 INPUT/OE2/GCLK2 TDI 1 TMS (1) TCK (1) TDO (1) GNDINT GNDIO 208-Pin PQFP 184 182 183 181 176 127 30 189 75, 82, 180, 185 6, 14, 32, 40, 50, 51, 72, 84, 94, 108, 116, 134, 152, 158, 174,


    Original
    EPM3512A 208-Pin 256-Pin 256-Pin FF 400 R14 208pin PQFP BB 298 431 A1 aa g15 BB 313 BB 438 BB 444 aa t 224 PDF

    Untitled

    Abstract: No abstract text available
    Text: www.hammondmfg.com UHDM Modular Disconnect Enclosures - NEMA 12 ABB Controls, Allen Bradley, Cutler Hammer, General Electric, Siemens I-T-E Max-Flex , Square D Disconnect Freestanding Enclosures Application Standards Designed to bolt together in any number


    Original
    EGP-1-1967 EMP-119r PDF

    AG10

    Abstract: AJ10 AK10 b3640 b1333 B10-301 B9432 b12123 B8528
    Text: EPXA4 I/O Pins ver. 1.20 I/O & VREF Pad Number Bank Orientation Pin/Pad Function 1,020-Pin FineLine BGA 672-Pin FineLine BGA B1 1 PIPESTAT0 N10 H6 B1 2 PIPESTAT1 N9 H7 B1 3 PIPESTAT2 M9 L10 B1 4 TRACECLK N8 L9 B1 5 TRACESYNC M8 J6 B1 6 TRACEPKT0 L8 M8 B1 7


    Original
    020-Pin 672-Pin TRACEPKT10 TRACEPKT11 AG10 AJ10 AK10 b3640 b1333 B10-301 B9432 b12123 B8528 PDF

    B8530

    Abstract: OAH29 B13101 AG10 AJ10 B10-276 B8472 B1370 B3640 672-pin
    Text: EPXA4 I/O Pins ver. 1.21 I/O & VREF Pad Number Bank Orientation Pin/Pad Function 1,020-Pin FineLine BGA 672-Pin FineLine BGA B1 1 PIPESTAT0 N10 H6 B1 2 PIPESTAT1 N9 H7 B1 3 PIPESTAT2 M9 L10 B1 4 TRACECLK N8 L9 B1 5 TRACESYNC M8 J6 B1 6 TRACEPKT0 L8 M8 B1 7


    Original
    020-Pin 672-Pin TRACEPKT10 TRACEPKT11 B8530 OAH29 B13101 AG10 AJ10 B10-276 B8472 B1370 B3640 PDF

    XC2VP4

    Abstract: 2VP4-FG456 A 103 TRANSISTOR pinout 2VP20 FG256 BF957
    Text: R Chapter 4 PCB Design Considerations Summary This chapter covers the following topics: • • • • • • • • • • Pinout Information Pinout Diagrams Package Specifications Flip-Chip Packages Thermal Data Printed Circuit Board Considerations Board Routability Guidelines


    Original
    FG256 FG456: FF672, FF896, FF1152, FF1517: BF957: UG012 XC2VP4 2VP4-FG456 A 103 TRANSISTOR pinout 2VP20 BF957 PDF

    DIP10

    Abstract: DIP12 GD16507 STM16 STM-16
    Text: 2.5 Gbit/s 16:1 Multiplexer GD16507 Preliminary General Information Features The GD16507 is a high performance 2.5 Gbit/s 16:1 Multiplexer with on-chip VCO and PLL – sytem. Designed for use in ITU-T STM16 or SONET OC-48 fiber optic communication systems.


    Original
    GD16507 GD16507 STM16 OC-48 DK-2740 DIP10 DIP12 STM-16 PDF

    Untitled

    Abstract: No abstract text available
    Text: 2.5 Gbit/s 16:1 Multiplexer GD16507 Preliminary General Information Features The GD16507 is a high performance 2.5 Gbit/s 16:1 Multiplexer with on-chip VCO and PLL – sytem. Designed for use in ITU-T STM16 or SONET OC-48 fiber optic communication systems.


    Original
    GD16507 GD16507 STM16 OC-48 DK-2740 PDF

    Photocoupler Q 817

    Abstract: 727 thyristor PHILIPS WIDEBAND HYBRID IC MODULES transistor 33725 DIODE S4 74 vo 727 z-diode philips catv 860 amplifier ic SNW-EQ-611 tunnel diode GaAs philips OPTICAL PICK-UP
    Text: GENERAL page Quality Pro Electron type numbering system Rating systems Letter symbols CATV parameters Appendix A - Common frequency sets for ddim measurements Appendix B - Common frequency sets for d2 measurements Appendix C - Distortion results using the CENELEC


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: Revision 22 IGLOO Low Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode


    Original
    PDF

    semi catalog

    Abstract: AGL015
    Text: Revision 22 IGLOO Low Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: SOLDER SUFFIX LEAD Pb -FREE CUSTOMER TERMINAL RoHS S n63X, Pb37X No No r 7 Æ Sri 100% Yes Yes fcO w E -M ID C O M LF3 p"° nt ELECTRICAL SPECIFICATIONS <D 25°C u n le s s o th erw ise n o te d : .120(96) [3 .0 5 ] INDUCTANCE: 350uH m in„ 100kHz, lOOmV, 8mADC, J1 - J2 ; J3 - J6 , Lp.


    OCR Scan
    Pb37X 350uH 100kHz, 1500Vrms 100MHz. -16dB -12dB 10MHz. 30MHz. PDF

    Untitled

    Abstract: No abstract text available
    Text: GEC P L E S S E Y ¡ s e m i c o n d u c t o r s FE B R U A R Y 1992 ] DS3240 -1.0 PDSP16330/A AC PYTHAGORAS PROCESSOR CONFORMS TO MIL-STD-883C CLASS B The PDSP16330 is a high speed digital CMOS IC that


    OCR Scan
    DS3240 PDSP16330/A MIL-STD-883C PDSP16330 20MHz. PDF

    Untitled

    Abstract: No abstract text available
    Text: D BIPOLAR ANALOG INTEGRATED CIRCUII /¿PC 1944 ADJUSTABLE PRECISION SHUNT REGULATORS DESCRIPTION ¿ /P C 19 4 4 a r e a d ju s ta b le p r e c is io n s h u n t r e g u la to r s w ith g u a r a n t e e d t h e r m a l s ta b ility . T h e o u tp u t v o lt a g e c a n b e s e t


    OCR Scan
    uPC1944J PDF