BF1203
Abstract: FET MARKING CODE 8203 dual mosfet
Text: DISCRETE SEMICONDUCTORS DATA SHEET andbook, halfpage MBD128 BF1203 Dual N-channel dual gate MOS-FET Product specification Supersedes data of 2000 Dec 04 2001 Apr 25 Philips Semiconductors Product specification Dual N-channel dual gate MOS-FET FEATURES BF1203
|
Original
|
MBD128
BF1203
OT363
613512/03/pp20
BF1203
FET MARKING CODE
8203 dual mosfet
|
PDF
|
9033 transistor
Abstract: BF1203
Text: DISCRETE SEMICONDUCTORS DATA SHEET andbook, halfpage MBD128 BF1203 Dual N-channel dual gate MOS-FET Product specification Supersedes data of 2000 Jun 06 2000 Dec 04 Philips Semiconductors Product specification Dual N-channel dual gate MOS-FET FEATURES BF1203
|
Original
|
MBD128
BF1203
OT363
613512/02/pp20
9033 transistor
BF1203
|
PDF
|
MARKING 5F SOT363
Abstract: BF1204 FET MARKING CODE km 1667
Text: DISCRETE SEMICONDUCTORS DATA SHEET andbook, halfpage MBD128 BF1204 Dual N-channel dual gate MOS-FET Product specification Supersedes data of 2000 Nov 13 2001 Apr 25 Philips Semiconductors Product specification Dual N-channel dual gate MOS-FET FEATURES BF1204
|
Original
|
MBD128
BF1204
OT363
613512/02/pp12
MARKING 5F SOT363
BF1204
FET MARKING CODE
km 1667
|
PDF
|
philips power mosfet
Abstract: km 1667 BF1204
Text: DISCRETE SEMICONDUCTORS DATA SHEET andbook, halfpage MBD128 BF1204 Dual N-channel dual gate MOS-FET Product specification 2000 Nov 13 Philips Semiconductors Product specification Dual N-channel dual gate MOS-FET FEATURES BF1204 PINNING - SOT363 • Two low noise gain controlled amplifiers in a single
|
Original
|
MBD128
BF1204
613512/01/pp12
philips power mosfet
km 1667
|
PDF
|
rev counter
Abstract: HD74HC4518 HD74HC4518FPEL HD74HC4518P HD74HC4520 HD74HC4520FPEL HD74HC4520P
Text: HD74HC4518, HD74HC4520 Dual BCD Up Counters Dual Binary Up Counters REJ03D0653–0200 Previous ADE-205-542 Rev.2.00 Mar 30, 2006 Description The HD74HC4518 dual BCD counter and the HD74HC4520 dual binary counter consist of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and
|
Original
|
HD74HC4518,
HD74HC4520
REJ03D0653
ADE-205-542)
HD74HC4518
HD74HC4520
HD74HC4518
rev counter
HD74HC4518FPEL
HD74HC4518P
HD74HC4520FPEL
HD74HC4520P
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320F28377D, TMS320F28376D www.ti.com SPRS880 – DECEMBER 2013 TMS320F2837xD Dual-Core Delfino Microcontrollers Check for Samples: TMS320F28377D, TMS320F28376D 1 TMS320F2837xD Dual-Core Delfino MCUs 1.1 Features • Dual-Core Architecture – Two TMS320C28x™ 32-Bit CPUs
|
Original
|
TMS320F28377D,
TMS320F28376D
SPRS880
TMS320F2837xD
TMS320C28xâ
32-Bit
|
PDF
|
ca3240 application circuit
Abstract: ca3240a thyristor tt 142 n
Text: ¡3 CA3240, CA3240A Dual, 4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output Features Description • Dual Version of CA3140 The CA3240A and CA3240 are dual versions of the popular CA3140 series integrated circuit operational amplifiers. They
|
OCR Scan
|
CA3240,
CA3240A
CA3240A
CA3240
CA3140
1N914
ca3240 application circuit
thyristor tt 142 n
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320F28377D, TMS320F28376D www.ti.com SPRS880 – DECEMBER 2013 TMS320F2837xD Dual-Core Delfino Microcontrollers Check for Samples: TMS320F28377D, TMS320F28376D 1 TMS320F2837xD Dual-Core Delfino MCUs 1.1 Features • Dual-Core Architecture – Two TMS320C28x™ 32-Bit CPUs
|
Original
|
TMS320F28377D,
TMS320F28376D
SPRS880
TMS320F2837xD
TMS320C28xâ
32-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Tem ic M 67132/M 67142 MATRA MHS 2 K x 8 CMOS Dual Port RAM Description The M 67132/67142 are very low power CMOS dual port static RAMs organized as 2048 x 8. They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual
|
OCR Scan
|
5Bbfi45b
GG04b04
|
PDF
|
HD74HC390P
Abstract: HD74HC390 HD74HC390FPEL PRDP0016AE-B PRSP0016DH-B
Text: HD74HC390 Dual Decade Counters REJ03D0624-0200 Previous ADE-205-503 Rev.2.00 Mar 30, 2006 Description The HD74HC390 incorporate dual decade counters, each composed of a divide-by-two and a divide-by-five counter. The divide-by-two and divide-by-five counters can be cascaded to form dual decade, dual bi-quinary, or various
|
Original
|
HD74HC390
REJ03D0624-0200
ADE-205-503)
HD74HC390
divide-by-100
HD74HC390P
HD74HC390FPEL
PRDP0016AE-B
PRSP0016DH-B
|
PDF
|
SDIN8
Abstract: No abstract text available
Text: TMS320F28377D, TMS320F28376D www.ti.com SPRS880 – DECEMBER 2013 TMS320F2837xD Dual-Core Delfino Microcontrollers Check for Samples: TMS320F28377D, TMS320F28376D 1 TMS320F2837xD Dual-Core Delfino MCUs 1.1 Features • Dual-Core Architecture – Two TMS320C28x™ 32-Bit CPUs
|
Original
|
TMS320F28377D,
TMS320F28376D
SPRS880
TMS320F2837xD
TMS320C28xâ
32-Bit
SDIN8
|
PDF
|
MAX626cpa
Abstract: No abstract text available
Text: 19-0863: Rev 1; 8/96 y n y j x i y n Dual Power MOSFET Drivers General Description The MAX626/7/8 are dual monolithic power MOSFET drivers designed to translate TTL inputs to high voltage/current outputs. The MAX626 is a dual invert ing power MOSFET driver. The MAX627 is a dual
|
OCR Scan
|
MAX626/7/8
MAX626
MAX627
MAX628
MAX626/7/8â
AX627)
MAX626cpa
|
PDF
|
TA2145
Abstract: TA2145F TA-2145
Text: TOSHIBA TA2145F TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC TA 2 14 5F 3 V STEREO HEADPHONE AMPLIFIER 3 V USE The TA2145F is developed for play-back stereo headphone equipments (3 V USE). It is built in dual preamplifiers, dual OCL power
|
OCR Scan
|
TA2145F
TA2145F
TA2145
SSOP24-P-3QO-1
TA-2145
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TOSHIBA TA2145F TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC TA 2 14 5F 3 V STEREO HEADPHONE AMPLIFIER 3 V USE The TA2145F is developed for play-back stereo headphone equipments (3 V USE). It is built in dual preamplifiers, dual OCL power
|
OCR Scan
|
TA2145F
TA2145F
SSOP24-P-300-1
|
PDF
|
|
hdsl modem chipset
Abstract: 2e7 power diode 100-PIN DS21352 DS21552 DS2175 DS2196 DS2196L DS2196LN RS10A
Text: DS2196 T1 Dual Framer LIU www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2196 T1 dual framer LIU is designed for T1 transmission equipment. The DS2196 combines dual optimized framers together with a LIU. This combination allows the users to extract and insert
|
Original
|
DS2196
DS2196
6000ft
100-PIN
hdsl modem chipset
2e7 power diode
DS21352
DS21552
DS2175
DS2196L
DS2196LN
RS10A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DS2196 T1 Dual Framer LIU www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2196 T1 dual framer LIU is designed for T1 transmission equipment. The DS2196 combines dual optimized framers together with a LIU. This combination allows the users to extract and insert
|
Original
|
DS2196
DS2196
6000ft
100-PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T em ic M 67005 MATRA MHS 8 K x 8 CMOS Dual Port RAM Introduction The M 67005 is a very low power CMOS dual port static RAM organized as 8192 x 8. The M67005 is designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bit or
|
OCR Scan
|
M67005
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Tem ic M 67132/M 67142 MATRA MHS 2 K x 8 CMOS Dual Port RAM Description The M 67132/67142 are very low power CMOS dual port static RAMs organized as 2048 x 8. They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or
|
OCR Scan
|
67132/M
QDD57D2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T em ic M 67025 MATRA MHS 8 K x 16 CMOS Dual Port RAM Introduction The M 67025 is a very low power CMOS dual port static RAM organised as 8192 x 16. The M 67025 is designed to be used as a stand-alone 16 bit dual port RAM or as a combination MASTER/SLAVE dual port for 32 bit or
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Tem ic M 67024 MATRA MHS 4 K x 16 CMOS Dual Port RAM Description The M 67024 is a very low power CMOS dual port static RAM organised as 4096 x 16. The M 67024 is designed to be used as a stand-alone 16 bit dual port RAM or as a combination MASTER/SLAVE dual port for 32 bit or
|
OCR Scan
|
SCC9000
|
PDF
|
AM29525
Abstract: L29C525 27S3-14
Text: L29C524/525 Dual Pipeline Register Features Description □ Pipeline Registers — dual 7-deep L29C524 or dual 8-deep (L29C525) The Logic Devices L29C524 and L29C525 are high performance, low power CMOS pipeline registers. They are pin-for-pin compatible with the
|
OCR Scan
|
L29C524/525
L29C524)
L29C525)
14-deep
16-deep
MIL-STD-883,
AM29524
AM29525
28-pin
AM29525
L29C525
27S3-14
|
PDF
|
555H
Abstract: SST36VF1601C SST36VF1602C
Text: 16 Mbit x8/x16 Dual-Bank Flash Memory SST36VF1601C / SST36VF1602C SST36VF1601C / 1602C16Mb (x8/x16) Dual-Bank Flash Memory Data Sheet FEATURES: • Organized as 1M x16 or 2M x8 • Dual Bank Architecture – 16 Mbit Bottom Sector Protection - SST36VF1601C: 12 Mbit + 4 Mbit
|
Original
|
x8/x16)
SST36VF1601C
SST36VF1602C
1602C16Mb
SST36VF1601C:
SST36VF1602C:
S71249-06-000
555H
SST36VF1602C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Tem ic L 67130/L 67140 MATRA MHS 1 K x 8 CMOS Dual Port RAM 3.3 Volt Introduction The L 67130/67140 are very low power CMOS dual port static RAMs organized as 1024 x 8. They are designed to be used as a stand-alone 8 bits dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or
|
OCR Scan
|
67130/L
SCC9000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 16 Mbit x8/x16 Dual-Bank Flash Memory SST36VF1601C / SST36VF1602C SST36VF1601C / 1602C16Mb (x8/x16) Dual-Bank Flash Memory Advance Information FEATURES: • Organized as 1M x16 or 2M x8 • Dual Bank Architecture – 16 Mbit Bottom Sector Protection - SST36VF1601C: 12 Mbit + 4 Mbit
|
Original
|
x8/x16)
SST36VF1601C
SST36VF1602C
1602C16Mb
SST36VF1601C:
SST36VF1602C:
S71249-05-000
|
PDF
|