Untitled
Abstract: No abstract text available
Text: CS5373A Low-power, High-performance ΔΣ Modulator and Test DAC Modulator Features Description Fourth-order ΔΣ Architecture • Clock-jitter-tolerant architecture • Input signal bandwidth: DC to 2 kHz • Max AC amplitude: 5 Vpp differential • Max DC amplitude: ± 2.5 Vdc differential
|
Original
|
PDF
|
CS5373A
CS5373A
CS3301A/02A
CS5378
DS703F2
|
Untitled
Abstract: No abstract text available
Text: CS5373A Low-power, High-performance ΔΣ Modulator and Test DAC Modulator Features Description Fourth-order ΔΣ Architecture • Clock-jitter-tolerant architecture • Input signal bandwidth: DC to 2 kHz • Max AC amplitude: 5 Vpp differential • Max DC amplitude: ± 2.5 Vdc differential
|
Original
|
PDF
|
CS5373A
CS5373A
CS3301A/02A
CS5378
DS703F2
|