8656B
Abstract: HP8656B HP54720 HP8131
Text: HOTLink Jitter Characteristics Figure 13. HOTLink Transmitter PLL Block Diagram bient temperature -55_C to 125_C , and process HOTLink Transmitter Jitter variations (within manufacturing tolerance limits) The PLL used in a Transmitter application (clock cause virtually no change (within the accuracy of the
|
Original
|
|
PDF
|
nrz to nrz circuit diagram
Abstract: ULTRA FEC S19202 S19203 S19204 S19205 S19208 S2509 amcc OC-192 TX drive
Text: S3193/S3094 Product Brief SONET/SDH/FEC OC-192 Transmitter/Receiver with EYEMAXTM Technology Figure 1, System Block Diagram, shows a typical system configuration for the S3193/S3094 chipset. Overview Description The S3193/S3094 SONET/SDH/FEC Transmitter/Receiver chipset is one of
|
Original
|
S3193/S3094
OC-192
S3193/S3094
OC-192
nrz to nrz circuit diagram
ULTRA FEC
S19202
S19203
S19204
S19205
S19208
S2509
amcc
OC-192 TX drive
|
PDF
|
tsb12c01a
Abstract: sb12c IEEE1212
Text: 2 Architecture 2.1 Functional B lock Diagram The functional block architecture of the TSB12C01A is shown in Figure 2-1. Figure 2-1. TSB12C01A Block Diagram 2.1.1 Physical Interface The physical phy interface provides phy-level services to the transmitter and receiver. This includes
|
OCR Scan
|
TSB12C01A
IEEE-1394
TSB12C01A.
152-MHz
576-MHz
sb12c
IEEE1212
|
PDF
|
ad8307 power meter
Abstract: ad8307 note AD8307 AD606 decibel meter AD820 AD8307AN AD8307AR P6139A "Logarithmic if amplifier"
Text: Low Cost DC-500 MHz, 92 dB Logarithmic Amplifier AD8307 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Conversion of signal level to decibel form Transmitter antenna power measurement Receiver signal strength indication RSSI Low cost radar and sonar signal processing
|
Original
|
DC-500
AD8307
900MHz
AD8307AN
AD8307ANZ1
AD8307AR
AD8307AR-REEL
AD8307AR-REEL7
AD8307ARZ1
ad8307 power meter
ad8307 note
AD8307
AD606
decibel meter
AD820
AD8307AN
AD8307AR
P6139A
"Logarithmic if amplifier"
|
PDF
|
AD8307
Abstract: AD8307AN AD8307AR AD8307AR-REEL7 AD8307AR-REEL MS-001
Text: Low Cost, DC to 500 MHz, 92 dB Logarithmic Amplifier AD8307 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Conversion of signal level to decibel form Transmitter antenna power measurement Receiver signal strength indication RSSI Low cost radar and sonar signal processing
|
Original
|
AD8307
900MHz
12407-A
AD8307AN
AD8307ANZ1
AD8307AR
AD8307AR-REEL
AD8307AR-REEL7
AD8307
AD8307AN
AD8307AR
AD8307AR-REEL7
AD8307AR-REEL
MS-001
|
PDF
|
AD8307
Abstract: No abstract text available
Text: Low Cost, DC to 500 MHz, 92 dB Logarithmic Amplifier AD8307 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Conversion of signal level to decibel form Transmitter antenna power measurement Receiver signal strength indication RSSI Low cost radar and sonar signal processing
|
Original
|
AD8307
900MHz
Comp307AR
AD8307AR-REEL
AD8307AR-REEL7
AD8307ARZ1
AD8307ARZ-REEL1
AD8307ARZ-RL71
D01082-0-7/08
AD8307
|
PDF
|
ad8307 power meter
Abstract: decibel meter ad8307 ad8307 note AD8307AN TEK744A 1497 global transformer ad8307arz cmos sine generator SFE10.7MS2G-A
Text: Low Cost, DC to 500 MHz, 92 dB Logarithmic Amplifier AD8307 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Conversion of signal level to decibel form Transmitter antenna power measurement Receiver signal strength indication RSSI Low cost radar and sonar signal processing
|
Original
|
AD8307
900MHz
AD8307AN
AD8307ANZ1
AD8307AR
AD8307AR-REEL
AD8307AR-REEL7
AD8307ARZ1
AD8307ARZ-REEL1
ad8307 power meter
decibel meter
ad8307
ad8307 note
AD8307AN
TEK744A
1497 global transformer
ad8307arz
cmos sine generator
SFE10.7MS2G-A
|
PDF
|
CY7B933
Abstract: 16L8 CY7B923 CY7C335 Decoder 16L8
Text: Interfacing the CY7B923 and CY7B933 t to a Wide Data Clocked FIFO HOTLink This application note considers general interfacing diagram of the FIFOĆHOTLink interface is shown issues between the Cypress CY7B923/CY7B933 in t) (HOTLink Transmitter/Receiver and Cypress
|
Original
|
CY7B923
CY7B933
CY7B923/CY7B933
36bit
CY7B933
16L8
CY7C335
Decoder 16L8
|
PDF
|
WiMAX RF Transceiver
Abstract: AD9352
Text: WiMAX RF MxFE Transceiver AD9352-5 FUNCTIONAL BLOCK DIAGRAM RF transceiver with integrated ADCs and DACs Frequency: 4.9 GHz to 6.0 GHz 3.5 MHz < BW < 20 MHz Superior receiver sensitivity with an NF of 4.5 dB Highly linear and spectrally pure transmitter Tx EVM: −36 dB
|
Original
|
AD9352-5
-134dBm/Hz
AD9352-5
D07604F-0-7/08
WiMAX RF Transceiver
AD9352
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V.35 Interface Receiver/Transmitter GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM The V.35 chip set consists of two bipolar chips, one perlorm ing a receive fun ctio n, the other a transm it function according to the specification requirements laid dow n in A p p e n d ix
|
OCR Scan
|
48Kbps
10Mbps.
|
PDF
|
74hc04a
Abstract: 74HC595A 74HC86A MC13146 U15C 21l8 U15B AN1687 HC05 MC13145
Text: Order this document by AN1687/D AN1687 A FULL-FEATURED WIRELESS INTERFACE FOR RS-232 COMMUNICATIONS Paul Sofianos Motorola, Inc., WSSG RF/IF Applications Engineering Transmitter and MC33411 Baseband. Figure 1 depicts the block diagram of the RF transceiver. Figures 2, 3, and 4 are
|
Original
|
AN1687/D
AN1687
RS-232
MC33411
74hc04a
74HC595A
74HC86A
MC13146
U15C
21l8
U15B
AN1687
HC05
MC13145
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 245 CONNECTION DIAGRAM PINOUT A l / 54LS/74LS245 OCTAL BUS TRANSCEIVER With 3-State Outputs DESCRIPTION— The 'LS245 is an octal bus transmitter/receiver designed for 8-line asynchronous 2-way data communication between data busses. Direction input (DR) controls transmission of data from bus A to bus B or bus
|
OCR Scan
|
54LS/74LS245
LS245
54/74LS
|
PDF
|
freescale h01
Abstract: 74hc04a A638AN U15C 74HC04 74HC163A 74HC595A U15B AN1687 74HC163
Text: Freescale Semiconductor, Inc. Order this document by AN1687/D AN1687 A FULL-FEATURED WIRELESS INTERFACE FOR RS-232 COMMUNICATIONS Paul Sofianos Motorola, Inc., WSSG RF/IF Applications Engineering Transmitter and MC33411 Baseband. Figure 1 depicts the block diagram of the RF transceiver. Figures 2, 3, and 4 are
|
Original
|
AN1687/D
AN1687
RS-232
MC33411
freescale h01
74hc04a
A638AN
U15C
74HC04
74HC163A
74HC595A
U15B
AN1687
74HC163
|
PDF
|
am transmitter and receiver circuit diagram
Abstract: X2453 circuit diagram of rf transmitter and receiver verilog code for RF transmitter xcv600efg676 vhdl code for deserializer 5 channel RF transmitter and Receiver circuit vhdl code for lvds receiver XAPP245 electronic level transmitter construction diagram
Text: Application Note: Virtex-E Family Eight Channel, One Clock, One Frame LVDS Transmitter/Receiver R Author: Ed McGettigan XAPP245 v1.1 March 15, 2001 Summary This application note describes a 5.12 Gbps transmitter and receiver interface using ten LowVoltage Differential Signalling (LVDS) pairs (one clock, eight data channels, one frame)
|
Original
|
XAPP245
am transmitter and receiver circuit diagram
X2453
circuit diagram of rf transmitter and receiver
verilog code for RF transmitter
xcv600efg676
vhdl code for deserializer
5 channel RF transmitter and Receiver circuit
vhdl code for lvds receiver
XAPP245
electronic level transmitter construction diagram
|
PDF
|
|
|
STM32F10E-EVAL
Abstract: dmx512 receiver ic 7490 pin diagram DMX RECEIVER IC DMX512 RECEIVER IC DMx512 ic internal diagram of 7490 IC UM1004 dmx512 stm32 dmx512
Text: UM1004 User manual DMX 512 based LED lighting solution Introduction This document describes how to use the demonstration firmware for the DMX512 communication protocol for transmitter, receiver, and standalone mode. The USART universal synchronous asynchronous receiver transmitter module of the STM32F103C6
|
Original
|
UM1004
DMX512
STM32F103C6
32-bit
RS-485
DMX512
LDS3985XX33
RS485
STM32F10E-EVAL
dmx512 receiver
ic 7490 pin diagram
DMX RECEIVER IC
DMX512 RECEIVER IC
DMx512 ic
internal diagram of 7490 IC
UM1004
stm32 dmx512
|
PDF
|
CY7B923
Abstract: CY7B933 Using HOTLink
Text: Interfacing the CY7B923 and CY7B933 t to Clocked FIFOs HOTLink BuiltĆInĆSelfĆTest Introduction This application note describes the interfacing isĆ sues between t (HOTLink ) the Cypress CY7B923/CY7B933 transmitter/receiver and Cypress clocked FIFOs. The HOTLinkĆFIFO interface is
|
Original
|
CY7B923
CY7B933
CY7B923/CY7B933
CY7B933
Using HOTLink
|
PDF
|
HOTLink
Abstract: CY7B923 CY7B933
Text: fax id: 5503 Interfacing the CY7B923 and CY7B933 HOTLink to Clocked FIFOs Introduction Data Path and Controller This application note describes the interfacing issues between the Cypress CY7B923/CY7B933 (HOTLink™) transmitter/receiver and Cypress clocked FIFOs. The HOTLink-FIFO interface is capable of performing parallel bus
|
Original
|
CY7B923
CY7B933
CY7B923/CY7B933
CY7C441/3-14
HOTLink
CY7B933
|
PDF
|
T-75-49
Abstract: "network interface controller" SN 7549 an
Text: 2SE 1 bSGllSM 0D71QSa S r- 75 -*7 National i d Semiconductor DP8392B/NS32492B Coaxial Transeelver Interface General D@soript3on Features Tho DP8392B Coaxial Transceiver Interface CTI) is a coax ial cable line driver/receiver for Ethernet/Thin Ethernet
|
OCR Scan
|
0D71QSa
DP8392B/NS32492B
DP8392B
T-75-49
TL/F/10427-9
TL/F/10427-10
bSD1124
DQ710bS
TL/P/10427-11
"network interface controller"
SN 7549 an
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8392A/NS32492A 551 National £ ] Semiconductor DP8392A/NS32492A Coaxial Transceiver Interface General Description Features The DP8392A Coaxial Transceiver Interface CTI is a coax ial cable line driver/receiver for Ethernet/Thin Ethernet (Cheapernet) type local area networks. The CTI is connect
|
OCR Scan
|
DP8392A/NS32492A
DP8392A/NS32492A
DP8392A
TL/F/7405-10
DPB392A
TL/F/7405-11
TL/F/7406-12
|
PDF
|
AN1130
Abstract: circuit diagram of rf transmitter and receiver long distance AN1162 CY7B923 CY7B933 CY7C4211 CY7C4231 SIMPLE VIDEO TRANSMITTER CIRCUIT DIAGRAM circuit diagram of usb rf transmitter and receiver fifo buffer error bit flag cypress
Text: AN1130 Interfacing the CY7B923 and CY7B933 HOTLink to Clocked FIFOs Associated Project: No Associated Part Family: CY7B923/CY7B933 Software Version: N/A Associated Application Notes: AN1162 Abstract ® AN1130 discusses the interfacing issues between the Cypress HOTLink Transmitter/Receiver and Cypress Clocked
|
Original
|
AN1130
CY7B923
CY7B933
CY7B923/CY7B933
AN1162
AN1130
circuit diagram of rf transmitter and receiver long distance
AN1162
CY7B933
CY7C4211
CY7C4231
SIMPLE VIDEO TRANSMITTER CIRCUIT DIAGRAM
circuit diagram of usb rf transmitter and receiver
fifo buffer error bit flag cypress
|
PDF
|
Valor
Abstract: AN-442 C1995 DP8390 DP8391 DP8392B DP8392BN N16A NS32492B "network interface controller"
Text: DP8392B NS32492B Coaxial Transceiver Interface General Description Features The DP8392B Coaxial Transceiver Interface CTI is a coaxial cable line driver receiver for Ethernet Thin Ethernet (Cheapernet) type local area networks The CTI is connected between the coaxial cable and the Data Terminal Equipment (DTE) In Ethernet applications the transceiver is usually mounted within a dedicated enclosure and is connected
|
Original
|
DP8392B
NS32492B
Valor
AN-442
C1995
DP8390
DP8391
DP8392BN
N16A
"network interface controller"
|
PDF
|
"network interface controller"
Abstract: No abstract text available
Text: Product specification Philips Semiconductors Data Communications Products Coaxial transceiver interface for Ethernet/Thin Ethernet NE8392C-2 PIN CONFIGURATION DESCRIPTION The NE8392C-2 Coaxial Transceiver interface CTl is a coaxial line driver/receiver for Ethernet (10base5) and Thin Ethernet (10base2)
|
OCR Scan
|
NE8392C-2
NE8392C-2
10base5)
10base2)
"network interface controller"
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S h a r r i s C D P 1854 A , C D P 1Ö54 A C S E M I C O N D U C T O R Programmable Universal Asynchronous Receiver/Transmitter (UART) August 1996 Features Description • Two Operating Modes The CDP1854A and CDP1854AC are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) cir
|
OCR Scan
|
CDP1854A
CDP1854AC
CDP1800-series
00tifill3
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8392B/NS32492B Coaxial Transceiver Interface General Description Features The DP8392B Coaxial Transceiver Interface CTI is a coax ial cable line driver/receiver for Ethernet/Thin Ethernet (Cheapernet) type local area networks. The CTI is connect ed between the coaxial cable and the Data Terminal Equip
|
OCR Scan
|
DP8392B/NS32492B
DP8392B
DP8392B/NS32492B
TL/F/10427-11
TL/F/10427-12
|
PDF
|
