Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DELAY CHIP Search Results

    DELAY CHIP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    GCM188D70E226ME36D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    GRM022C71A472KE19L Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM033C81A224KE01W Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM155D70G475ME15D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM155R61J334KE01D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd

    DELAY CHIP Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    VARIABLE RESISTOR FOOTPRINTS

    Abstract: delay line pbv resistor DL1L50K
    Text: CONTENTS INTRODUCTION PAGE 2-4 1 SIGNAL INTEGRITY COMPONENTS Delay Lines: Surface Mount Technology GL1L Delay Line GL2L Differential Delay Line BL1L BGA Delay Line CL1L5 Chip Delay Line CL2L5 Differential Chip Delay Line 6 7 8 9 10 Delay Lines: SIP Technology


    Original
    DL1L50K VARIABLE RESISTOR FOOTPRINTS delay line pbv resistor PDF

    VARIABLE RESISTOR FOOTPRINTS

    Abstract: resistor pbv resistor chip resistor SIP 9 Resistor series RESISTOR capacitor NETWORK
    Text: CONTENTS INTRODUCTION PAGE 2 1 SIGNAL INTEGRITY COMPONENTS Delay Lines: Surface Mount Technology GL1L/GL2L Delay Line BL1L BGA Delay Line CL1L5/CL2L Chip Delay Line 4 5 6 Delay Lines: SIP Technology DS1 Delay Line SIP package DL1L Delay Line SIP package 7


    Original
    PDF

    chip resistor 1206

    Abstract: CHIP RESISTOR resistor 8 pin SURFACE MOUNT RESISTOR 4 pin Resistor Array Delay Line coaxial SIP 9 Resistor
    Text: CONTENT INTRODUCTION PAGE 2 1 SIGNAL INTEGRITY COMPONENTS Delay Lines: Surface Mount Technology GL1L/GL2L 16 Pin Series Delay Line HE High Efficiency Delay Line CL1L5/CL2L Chip Delay Line Delay Lines: SIP Technology DS1 Delay Line SIP High Bandwidth DS1 Delay Line SIP


    Original
    PDF

    resistor

    Abstract: 8 pin SURFACE MOUNT RESISTOR 4 pin Resistor Array chip resistor SIP 9 Resistor
    Text: CONTENT INTRODUCTION PAGE 2 1 SIGNAL INTEGRITY COMPONENTS Delay Lines: Surface Mount Technology GL1L/GL2L 16 Pin Series Delay Line GL1L/GL2L 8 Pin Series Delay Line BL1L BGA Delay Line CL1L5/CL2L Chip Delay Line 4 5 6 7 Delay Lines: SIP Technology DS1 Delay Line SIP High Bandwidth


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: CONTENT INTRODUCTION PAGE 2 1 SIGNAL INTEGRITY COMPONENTS Delay Lines: Surface Mount Technology GL1L/GL2L 16 Pin Series Delay Line HE High Efficiency Delay Line CL1L5/CL2L Chip Delay Line 4 5-6 7 Delay Lines: SIP Technology DS1 Delay Line SIP High Bandwidth


    Original
    24-2tor PDF

    Untitled

    Abstract: No abstract text available
    Text: MC10E196, MC100E196 5V ECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 BRD8011/D. AN1405/D AN1406/D AN1503/D AN1504/D AN1568/D AN1642/D PDF

    E195

    Abstract: E196 MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2
    Text: MC10E196, MC100E196 5VĄECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 r14525 MC10E196/D E195 E196 MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2 PDF

    Untitled

    Abstract: No abstract text available
    Text: MC10E196, MC100E196 5V ECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 MC10E196/D PDF

    E195

    Abstract: E196 MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2
    Text: MC10E196, MC100E196 5VĄECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 r14525 MC10E196/D E195 E196 MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2 PDF

    Untitled

    Abstract: No abstract text available
    Text: MC10E196, MC100E196 5V ECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 MC10E196/D PDF

    E196

    Abstract: MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2 E195
    Text: MC10E196, MC100E196 5VĄECL Programmable Delay Chip The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 r14525 MC10E196/D E196 MC100E196 MC100E196FN MC100E196FNR2 MC10E196 MC10E196FN MC10E196FNR2 E195 PDF

    DL140

    Abstract: E195 E196 MC100E196 MC10E196 MC100E196 motorola
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Programmable Delay Chip MC10E196 MC100E196 The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196 MC100E196 MC10E/100E196 DL140 MC10E196/D* MC10E196/D E195 E196 MC100E196 MC10E196 MC100E196 motorola PDF

    Untitled

    Abstract: No abstract text available
    Text: MC10E196, MC100E196 5V ECL Programmable Delay Chip Description The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 MC10E196/D PDF

    MC10E196

    Abstract: E195 E196 MC100E196
    Text: MC10E196, MC100E196 5V ECL Programmable Delay Chip Description The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    Original
    MC10E196, MC100E196 MC10E/100E196 MC10E196/D MC10E196 E195 E196 MC100E196 PDF

    Untitled

    Abstract: No abstract text available
    Text: MC100EP195B 3.3V ECL Programmable Delay Chip Descriptions The MC100EP195B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and


    Original
    MC100EP195B MC100EP195B EP195B MC100EP195B/D PDF

    Untitled

    Abstract: No abstract text available
    Text: MC100EP195B 3.3V ECL Programmable Delay Chip Descriptions The MC100EP195B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and


    Original
    MC100EP195B MC100EP195B EP195B MC100EP195B/D PDF

    QFN tray 5x5

    Abstract: 100EP MC100 QFN32 QFN 5x5 tray
    Text: MC100EP195B 3.3V ECL Programmable Delay Chip Descriptions The MC100EP195B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and


    Original
    MC100EP195B MC100EP195B EP195B MC100EP195B/D QFN tray 5x5 100EP MC100 QFN32 QFN 5x5 tray PDF

    LQFP-32

    Abstract: MC100 QFN32 QFN-32 PS-4400 EP195B AN1642
    Text: MC100EP195B 3.3V ECL Programmable Delay Chip Descriptions The MC100EP195B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and


    Original
    MC100EP195B MC100EP195B EP195B MC100EP195B/D LQFP-32 MC100 QFN32 QFN-32 PS-4400 AN1642 PDF

    40t03

    Abstract: LDH33B802K 330T2 LDH33A202B LDH46A103C LDH46A902C 60t060 25T010 LDH46A702C LDH33B702K
    Text: This is the PDF file of catalog No.N91E-5. No.N91E5.pdf 99.5.24 CHIP MULTILAYER DELAY LINE Chip Multilayer Delay Line LDH Series Delay Line for High-Speed Data Processing Equipment, Computer and High Frequency Measuring Equipment This Delay Line is developed by applying ceramic


    Original
    N91E-5. N91E5 LDH33 LDH36 LDH46 40t03 LDH33B802K 330T2 LDH33A202B LDH46A103C LDH46A902C 60t060 25T010 LDH46A702C LDH33B702K PDF

    pbv resistor

    Abstract: DL1L50K rcc 36 SIP 9 Resistor
    Text: CONTENTS INTRODUCTION PAGE 2-4 1 SIGNAL INTEGRITY COMPONENTS Delay Lines: Surface Mount Technology GL1L Delay Line GL2L Differential Delay Line CL1L5 Chip Delay Line 6 7 8 Delay Lines: SIP Technology DS1 Delay Line SIP package DL1L5*K Delay Line SIP package


    OCR Scan
    DL1L50K pbv resistor rcc 36 SIP 9 Resistor PDF

    Untitled

    Abstract: No abstract text available
    Text: MOTO RO LA 0rderNum berR“cr, öS Semiconductor Components MC100EP195 PROGRAMMABLE DELAY CHIP r . r j r ; i 32 Lead TQFP PLASTIC PACKAGE CASE TBD f • v ^ ^ v í V. Product Preview Programmable Delay Chip 10ns Maximum Case Delay Range ~20ps/Delay Step Resolution


    OCR Scan
    MC100EP195 20ps/Delay 75KX2 34Distribution; MC100EP195/D PDF

    0720D

    Abstract: 3520D tdk capacitors catalogue DCE05-20 DCE01-10 2520D 1520D 2035D
    Text: T D K CORP OF AMERICA IM E 0 § 0351540 0GG5S57 3 | DELAY LINES DELAY LINES DCE SERIES TDK DCE series delay lines apply high level winding technology to high performance ferrite inductors and multilayer chip capacitors. Molded with high quality resin, these delay


    OCR Scan
    DCE01-10-0* 02-10-D 03-10-O 04-10-D 05-10-D 10-10-D 15-10-D 20-10-D 25-10-D DCE05-20-D 0720D 3520D tdk capacitors catalogue DCE05-20 DCE01-10 2520D 1520D 2035D PDF

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Programmable Delay Chip MC10E196 M C100E196 The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL Input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    OCR Scan
    MC10E/100E196 DL140 MC10E196 MC100E196 PDF

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Programmable Delay Chip MC10E196 M C100E196 The MC10E/100E196 is a programmable delay chip PDC designed primarily for very accurate differential ECL input edge placement applications. The delay section consists of a chain of gates and a linear ramp delay


    OCR Scan
    MC10E196 C100E196 MC10E/100E196 DL140 MC10E196 MC100E196 PDF