Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DECODER VHDL CODE Search Results

    DECODER VHDL CODE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TC4511BP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, BCD-to-7-Segment Decoder, DIP16 Visit Toshiba Electronic Devices & Storage Corporation
    54L42DM Rochester Electronics LLC 54L42 - BCD to Decimal Decoders Visit Rochester Electronics LLC Buy
    54LS48J/B Rochester Electronics LLC 54LS48 - BCD-to-Seven-Segment Decoders Visit Rochester Electronics LLC Buy
    54141DM Rochester Electronics LLC 54141 - BCD to Decimal Decoder/Driver Visit Rochester Electronics LLC Buy
    5446AW/B Rochester Electronics LLC 5446A - BCD to Seven Segment Decoder/Driver Visit Rochester Electronics LLC Buy

    DECODER VHDL CODE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    vhdl code manchester encoder

    Abstract: vhdl code for manchester decoder vhdl code for clock and data recovery manchester verilog decoder manchester encoder manchester code verilog vhdl code for nrz vhdl manchester vhdl manchester encoder manchester encoder xilinx
    Text: Application Note: CoolRunner CPLDs R XAPP339 v1.2 Jaunary 10, 2001 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code


    Original     		XAPP339 XC9572 XCR3064XL XAPP339 vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery manchester verilog decoder manchester encoder manchester code verilog vhdl code for nrz vhdl manchester vhdl manchester encoder manchester encoder xilinx PDF

    vhdl code manchester encoder

    Abstract: manchester verilog decoder manchester code verilog line code manchester vhdl manchester vhdl code for nrz Manchester code vhdl code for manchester decoder vhdl code for binary data serial transmitter vhdl code for clock and data recovery
    Text: Application Note: CoolRunner CPLDs R XAPP339 v1.1 April 17, 2000 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code


    Original     		XAPP339 XC9572 XCR3064XL XAPP339 vhdl code manchester encoder manchester verilog decoder manchester code verilog line code manchester vhdl manchester vhdl code for nrz Manchester code vhdl code for manchester decoder vhdl code for binary data serial transmitter vhdl code for clock and data recovery PDF

    cyclic redundancy check verilog source

    Abstract: vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery manchester code vhdl manchester verilog code for uart communication manchester manchester verilog decoder vhdl code for uart communication
    Text: Application Note: CoolRunner CPLDs R XAPP339 v1.3 October 1, 2002 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code


    Original     		XAPP339 XC9572, XCR3064XL, XC2C64 XAPP339 cyclic redundancy check verilog source vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery manchester code vhdl manchester verilog code for uart communication manchester manchester verilog decoder vhdl code for uart communication PDF

    TAG 8738

    Abstract: code for mpeg-4 Macroblock planar YUV display vhdl spartan 3a Variable Length Decoder VLD yuv rgb vhdl VHDL code motion
    Text: - THIS IS A DISCONTINUED IP CORE - MPEG-4 Simple Profile Decoder v1.3 DS338 v1.7 April 14, 2008 Product Specification Introduction Applications The Xilinx LogiCORETM IP MPEG-4 Part 2 Simple Profile Decoder core is a fully functional VHDL design implemented on a Xilinx FPGA. The MPEG-4 Decoder


    Original     		DS338 TAG 8738 code for mpeg-4 Macroblock planar YUV display vhdl spartan 3a Variable Length Decoder VLD yuv rgb vhdl VHDL code motion PDF

    K2811

    Abstract: p22bc XAPP336 XAPP391
    Text: Application Note: CoolRunner R XAPP336 v1.3 January 15, 2003 Design of a 16b/20b Encoder/Decoder Using a CoolRunner XPLA3 CPLD Summary This document details the VHDL implementation of a fibre channel byte-oriented transmission encoder and decoder in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the


    Original     		XAPP336 16b/20b 8b/10b K2811 p22bc XAPP336 XAPP391 PDF

    8b/10b encoder

    Abstract: XAPP336 8b/10b decoder XCR3128XL-10VQ100C XAPP338
    Text: Application Note: CoolRunner R XAPP336 v1.0 July 15, 2000 Design of a 16b/20b Encoder/Decoder Using a CoolRunner CPLD Summary This document details the VHDL implementation of a fibre channel byte-oriented transmission encoder and decoder in a Xilinx CoolRunner CPLD. CoolRunner CPLDs are the lowest power


    Original     		XAPP336 16b/20b 8b/10b 8b/10b encoder XAPP336 8b/10b decoder XCR3128XL-10VQ100C XAPP338 PDF

    "Galois Field Multiplier" verilog

    Abstract: vhdl convolution coding dds vhdl system generator REED SOLOMON Reed-Solomon CODEC viterbi convolution Reed Solomon encoder IC
    Text: Conference Paper Practical Reed Solomon Design for PLD Architectures The paper discusses a fully synthesizable VHDL megafunction implementing a Reed-Solomon forward error-correcting coder/decoder optimized for programmable logic. This Reed-Solomon function is fully parameterized so that


    Original     		PDF

    COOLRUNNER-II examples

    Abstract: error detection code in vhdl XAPP336 XAPP391 XC2C128-6VQ100 vhdl code switch layer 2
    Text: Application Note: CoolRunner-II CPLD R XAPP391 v1.0 January 15, 2003 Design of a 16b/20b Encoder/Decoder Using a CoolRunner-II CPLD Summary This document details the VHDL implementation of a fibre channel byte-oriented transmission encoder and decoder in a Xilinx CoolRunner -II CPLD. CoolRunner CPLDs are the lowest


    Original     		XAPP391 16b/20b 8b/10b COOLRUNNER-II examples error detection code in vhdl XAPP336 XAPP391 XC2C128-6VQ100 vhdl code switch layer 2 PDF

    5 to 32 decoder using 3 to 8 decoder vhdl code

    Abstract: vhdl code for huffman decoding vhdl code 16 bit processor XC6200 vhdl code for sr flipflop vhdl code for flip-flop vhdl code for multiplexer 8 to 1 using 2 to 1 vhdl code for multiplexer 4 to 1 using 2 to 1 vhdl code for multiplexer 16 to 1 using 4 to 1 XAPP085
    Text: APPLICATION NOTE R A Fax Decoder on the XC6200 XAPP 085 July 25, 1997 Version 1.0 Application Note by Douglas M Grant Summary Part of a fax decoder circuit is designed in VHDL which, with the aid of with some simple software, can decode fax-format data. The circuit is mapped onto a XC6216 FPGA within XC6000DS development system PCI board to


    Original     		XC6200 XC6216 XC6000DS XC6000DS 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl code for huffman decoding vhdl code 16 bit processor XC6200 vhdl code for sr flipflop vhdl code for flip-flop vhdl code for multiplexer 8 to 1 using 2 to 1 vhdl code for multiplexer 4 to 1 using 2 to 1 vhdl code for multiplexer 16 to 1 using 4 to 1 XAPP085 PDF

    STANAG-3838

    Abstract: 1553 VHDL
    Text: SSRT-Core MIL-STD-1553 Intellectual Property IP Core www.ddc-web.com MODEL: BU-69210i1-600 FEATURES • Complete MIL-STD-1553 Remote Terminal • Modular and Universally Synthesizable Code for Simple System Remote Terminal (SSRT) - Industry Tested, Proven Design


    Original     		MIL-STD-1553 BU-69210i1-600 MIL-STD-1553 BU-61703, BU-61705, BU-64703) 16-bit 1-800-DDC-5757 A5976 STANAG-3838 1553 VHDL PDF

    turbo codes matlab simulation program

    Abstract: umts turbo encoder vhdl code for turbo vhdl coding for error correction and detection algorithms vogt k1 turbo codes matlab code umts turbo encoder circuit vhdl coding for error correction and detection matlab code for turbo product code 3GPP turbo decoder log-map
    Text: AN 526: 3GPP UMTS Turbo Reference Design AN-526-2.0 January 2010 The Altera 3GPP UMTS Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC in a 3GPP universal mobile telecommunications system (UMTS) design suitable for


    Original     		AN-526-2 turbo codes matlab simulation program umts turbo encoder vhdl code for turbo vhdl coding for error correction and detection algorithms vogt k1 turbo codes matlab code umts turbo encoder circuit vhdl coding for error correction and detection matlab code for turbo product code 3GPP turbo decoder log-map PDF

    Reed-Solomon Decoder verilog code

    Abstract: verilog code for rs encoder and decoder decoder vhdl code
    Text: Reed-Solomon Compiler MegaCore Function Solution Brief 48 September 2000, ver. 1.0 Target Applications: Wireless Communications, Satellite Communications Features • ■ Family: APEXTM 20K, ACEXTM 1K, FLEX 10K, FLEX 8000, and FLEX 6000 Ordering Codes: PLSM-RSENC


    Original     		PDF

    vhdl code for lte turbo decoder

    Abstract: vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9
    Text: AN 505: 3GPP LTE Turbo Reference Design AN-505-2.0 January 2010 The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP


    Original     		AN-505-2 vhdl code for lte turbo decoder vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9 PDF

    VOGT K3

    Abstract: vogt k4
    Text: 3GPP LTE Turbo Reference Design 3GPP LTE Turbo Reference Design AN-505-2.1 Application Note The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP


    Original     		AN-505-2 VOGT K3 vogt k4 PDF

    vhdl code hamming

    Abstract: vhdl code for modulation verilog code hamming AHA4541 vhdl code for 8 bit parity generator vhdl code for 8-bit parity generator hamming decoder vhdl code error correction code in vhdl Galaxy protocol verilog code embedded hamming code
    Text: comtech aha corporation PRODUCT BRIEF Galaxy TPC Cores TURBO PRODUCT CODE ENCODER/DECODER CORES Galaxy is a core generator for Turbo Product Code TPC decoders. The generator was developed to support a broad range of forward error correction (FEC) code applications.


    Original     		PDF

    vhdl code for watchdog timer of ATM

    Abstract: zilog 3570 z80 vhdl vhdl code for a 16*2 lcd vhdl code for rs232 receiver vhdl code for ethernet csma cd VHDL rs232 driver 1553b VHDL A24D16 vme vhdl
    Text: IP Solutions Improve Time-to-Market and Reduce Design Risk Actel’s IP Solutions — Complement Actel’s Nonvolatile, Secure, Low-Power Antifuse and Flash FPGAs — Available in Evaluation, RTL, and Netlist Formats — Offer Single- and Multiple-Use Licenses


    Original     		PDF

    RTL 8186

    Abstract: vhdl code for block interleaver turbo encoder circuit, VHDL code Turbo Code LogiCORE IP License Terms RTL 8190 32 bit adder vhdl code matlab code for half adder xilinx TURBO decoder XC4VLX60 8085 vhdl
    Text: IEEE 802.16e CTC Decoder Core DS137 v2.3 July 11, 2006 Product Specification Features • Performs iterative soft decoding of the IEEE 802.16e Convolutional Turbo Code (CTC) encoded data as described in Section 8.4 of the IEEE Std 802.16-2004 specification and the corrigendum IEEE


    Original     		DS137 16-2004/Cor1/D5 RTL 8186 vhdl code for block interleaver turbo encoder circuit, VHDL code Turbo Code LogiCORE IP License Terms RTL 8190 32 bit adder vhdl code matlab code for half adder xilinx TURBO decoder XC4VLX60 8085 vhdl PDF

    flash memory vhdl code

    Abstract: vhdl code for memory card interrupt controller in vhdl code interrupt controller vhdl code interrupt controller vhdl code download xilinx vhdl code PXA270 vhdl code vhdl code PN code XC2C64-7VQ100C
    Text: WWW.LOGICPD.COM PXA270 I/O CONTROLLER Developing Products is as simple as A B C A Application Development Kits B Board Support Packages C Card Engines Logic offers production-ready I/O controller devices and design packages for customers creating custom Card Engine designs and CPLD code for Logic’s Card Engines. Logic


    Original     		PXA270 LAN91C111 100pin XC2C64-7VQ100C flash memory vhdl code vhdl code for memory card interrupt controller in vhdl code interrupt controller vhdl code interrupt controller vhdl code download xilinx vhdl code vhdl code vhdl code PN code XC2C64-7VQ100C PDF

    vhdl code

    Abstract: interrupt vhdl interrupt controller vhdl code download vhdl code download interrupt controller in vhdl code vhdl code PN code Development Kits ENCODER IC ISA CODE VHDL CODE VHDL TO ISA BUS INTERFACE
    Text: WWW.LOGICPD.COM LH7A404 I/O CONTROLLER Developing products is as simple as A B Logic offers production-ready I/O controller devices and design packages for customers creating custom Card Engine designs and CPLD code for Logic’s Card Engines. Logic has optimized the VHDL code to fit in the smallest possible programmable logic device.


    Original     		LH7A404 LAN91C111 vhdl code interrupt vhdl interrupt controller vhdl code download vhdl code download interrupt controller in vhdl code vhdl code PN code Development Kits ENCODER IC ISA CODE VHDL CODE VHDL TO ISA BUS INTERFACE PDF

    parallel interface vhdl

    Abstract: vhdl spi interface vhdl code for spi vhdl code download interrupt controller vhdl code vhdl code for register vhdl spi bus CODE VHDL TO ISA BUS INTERFACE interrupt controller vhdl code download LAN91C111
    Text: WWW.LOGICPD.COM S H 7 7 60-10 I / O C O N T R O L L E R Developing products is as simple as A B Logic offers production-ready I/O controller devices and design packages for customers creating custom Card Engine designs and CPLD code for the SH7760 Card Engines.


    Original     		SH7760 LAN91C111 100-pin 31300181-P01-0110) parallel interface vhdl vhdl spi interface vhdl code for spi vhdl code download interrupt controller vhdl code vhdl code for register vhdl spi bus CODE VHDL TO ISA BUS INTERFACE interrupt controller vhdl code download PDF

    vhdl code for spi

    Abstract: parallel interface vhdl CODE VHDL TO ISA BUS INTERFACE interrupt controller vhdl code download vhdl code download LAN91C111 buffer register vhdl
    Text: WWW.LOGICPD.COM S H 7 7 2 7- 2 0 I / O C O N T R O L L E R Developing products is as simple as A B Logic offers production-ready I/O controller devices and design packages for customers creating custom Card Engine designs and CPLD code for Logic’s Card Engines. Logic


    Original     		PDF

    vhdl code for 16 BIT BINARY DIVIDER

    Abstract: vhdl code for multiplexer 16 to 1 using 4 to 1 in vhdl code for multiplexer 32 BIT BINARY VHDL code for PWM vhdl code for motor speed control vhdl code for multiplexer 16 to 1 using 4 to 1 vhdl code for multiplexer 32 to 1 gray to binary code converter 32 BIT ALU design with vhdl code 4 bit binary multiplier Vhdl code
    Text: Digital Design Using Digilent FPGA Boards ─ VHDL / Active-HDL Edition Table of Contents 1. Introduction 1.1 Background 1.2 Digital Logic 1.3 VHDL 1 1 5 8 2. Basic Logic Gates 2.1 Truth Tables and Logic Equations The Three Basic Gates Four New Gates 2.2 Positive and Negative Logic: De Morgan’s Theorem


    Original     		PDF

    verilog code for huffman coding

    Abstract: huffman encoding and decoding using VHDL jpeg encoder vhdl code huffman decoder verilog X9103 ecs decoder Huffman huffman encoder for source generation rgb yuv Verilog X9102
    Text: X_JPEG CODEC February 28, 2000 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 300-2908 South Sheridan Way Oakville, ON Canada, L6J 7J8 Phone: +1 905 829 8889 Fax: +1 905 829 0888 E-mail: sales@xentec-inc.com URL: www.xentec-inc.com


    Original     		PDF

    huffman encoding and decoding using VHDL

    Abstract: verilog code for huffman coding verilog code for 8x8 verilog code for huffman encoding X9103 yuv to rgb Verilog X9102 dct algorithm verilog code vhdl code for huffman decoding VHDL code DCT
    Text: X_JPEG CODEC February 9, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 411 E. Plumeria Drive San Jose, CA 95134 USA Phone: +1 408-570-1196 Main: +1 800-894-1900 Fax: +1 408-570-1236 URL: www.insilicon.com E-mail: in-demand@insilicon.comm


    Original     		PDF