Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DEC256 Search Results

    DEC256 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    sinc Filter verilog code

    Abstract: verilog code for decimation filter xilinx FPGA implementation of IIR Filter AD7401A AD7400A DEC256SINC24B MS-013-AA FIR Filter verilog code digital IIR Filter verilog code ad400
    Text: Isolated Sigma-Delta Modulator AD7400A FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1.5 V/°C typical offset drift On-board digital isolator On-board reference ±250 mV analog input range


    Original     		PDF AD7400A 16-lead AD7401A, AD7400A1 AD7400AYNSZ AD7400AYRWZ AD7400AYRWZ-RL EVAL-AD7400AEDZ sinc Filter verilog code verilog code for decimation filter xilinx FPGA implementation of IIR Filter AD7401A AD7400A DEC256SINC24B MS-013-AA FIR Filter verilog code digital IIR Filter verilog code ad400

    verilog code for adc

    Abstract: verilog code for sine wave output using FPGA digital FIR Filter verilog code verilog code for decimation filter AD7400 AD7401 AD7401YRWZ DEC256SINC24B MS-013-AA sinc Filter verilog code
    Text: Isolated Sigma-Delta Modulator AD7401 FEATURES GENERAL DESCRIPTION 16 MHz maximum external clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401 16-lead AD7400, AD7401 RW-16) AD7401YRWZ AD7401YRWZ-REEL1 AD7401YRWZ-REEL71 EVAL-AD7401EB verilog code for adc verilog code for sine wave output using FPGA digital FIR Filter verilog code verilog code for decimation filter AD7400 DEC256SINC24B MS-013-AA sinc Filter verilog code

    verilog code for decimation filter

    Abstract: verilog code for dc motor AD7400 AD7400YRWZ AD7401 DEC256SINC24B sinc Filter verilog code digital IIR Filter verilog code
    Text: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V


    Original     		PDF AD7400 16-lead AD7400 AD7400YRWZ AD7400YRWZ-REEL1 AD7400YRWZ-REEL71 EVAL-AD7400EBZ1 verilog code for decimation filter verilog code for dc motor AD7401 DEC256SINC24B sinc Filter verilog code digital IIR Filter verilog code

    Untitled

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7400A FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1.5 µV/°C typical offset drift On-board digital isolator On-board reference ±250 mV analog input range


    Original     		PDF AD7400A 16-lead AD7401A, AD7400A AD7400AYNSZ AD7400AYRWZ AD7400AYRWZ-RL EVAL-AD7400AEDZ

    verilog code for decimation filter

    Abstract: sinc Filter verilog code AD7401A verilog code for sine wave using FPGA
    Text: Isolated Sigma-Delta Modulator AD7400A FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1.5 V/°C typical offset drift On-board digital isolator On-board reference ±250 mV analog input range


    Original     		PDF AD7400A AD7401A, 16-lead AD7400A1 AD7400AYNSZ1 EVAL-AD7400AEBZ1 90507-A AD7400A D07077-0-5/08 verilog code for decimation filter sinc Filter verilog code AD7401A verilog code for sine wave using FPGA

    verilog code for decimation filter

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V


    Original     		PDF AD7400 16-lead AD7400 AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 EVAL-AD7400EDZ verilog code for decimation filter

    verilog code for decimation filter

    Abstract: digital FIR Filter verilog code analog input optocoupler ADC Verilog Implementation optocoupler in data acquisition sinc Filter verilog code AD7400 Spartan-II pin details verilog code for adc AD7400YRWZ
    Text: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typ at 16 bits 3.5 V/°C max offset drift On-board digital isolator On-board reference Low power operation: 18 mA max at 5.25 V


    Original     		PDF AD7400 16-lead AD7401, AD7400 RW-16) AD7400YRWZ AD7400YRWZ-REEL1 AD7400YRWZ-REEL71 EVAL-AD7400EB verilog code for decimation filter digital FIR Filter verilog code analog input optocoupler ADC Verilog Implementation optocoupler in data acquisition sinc Filter verilog code Spartan-II pin details verilog code for adc

    AD7401A

    Abstract: AD7400A DEC256SINC24B
    Text: Isolated Sigma-Delta Modulator AD7401A FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1 V/°C typical offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401A 16-lead AD7400A AD7401A1 032707-B RW-16) AD7401AYRWZ AD7401AYRWZ-RL1 EVAL-AD7401AEDZ1 AD7401A AD7400A DEC256SINC24B

    verilog code for decimation filter

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7401 FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401 16-lead AD7401 03-27-2007-B verilog code for decimation filter

    sinc Filter verilog code

    Abstract: verilog code for decimation filter AD74001 DEC256SINC24B FPGA implementation of IIR Filter xylinx simple ADC Verilog code
    Text: Isolated Sigma-Delta Modulator AD7400 Preliminary Technical Data FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typ at 16 bits 3.5 V/°C max offset drift On-board digital isolator On-board reference


    Original     		PDF 16-lead AD7401, AD7400 AD74001 iYRWZ-REEL71 EVAL-AD7400EB RW-16 sinc Filter verilog code verilog code for decimation filter DEC256SINC24B FPGA implementation of IIR Filter xylinx simple ADC Verilog code

    sinc Filter verilog code

    Abstract: D1289
    Text: 16-Bit, Isolated Sigma-Delta Modulator AD7402 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM VDD1 VDD2 AD7402 REF VIN+ BUF CLOCK Σ-Δ ADC VIN– CLK ENCODER CLK DECODER MCLKOUT 10MHz DATA ENCODER CLK DECODER MDAT GND1 GND2 12898-001 10 MHz internal clock rate


    Original     		PDF 16-Bit, AD7402 10MHz) AD7402-8BRIZ AD7402-8BRIZ-RL AD7402-8BRIZ-RL7 EVAL-AD7402-8FMCZ D12898-0-6/15 sinc Filter verilog code D1289

    ABM atm buffer manager

    Abstract: SIEMENS AVR GENERATOR gfr 57 gfr 66 PXB 4325 CRC-32 DEC256 W100 N10110
    Text: ICs for Communications ATM Buffer Manager ABM PXB 4330 E Version 1.1 ABM Buffer Configuration Application Note 11.98 DS 1 PXB 4330 E Revision History: Current Version: 11.98 Previous Version: None Page in previous Version Page (in current Version) Subjects (major changes since last revision)


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7401A FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1 µV/°C typical offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401A 16-lead AD7400A AD7401A1 03-27-2007-B RW-16) AD7401AYRWZ AD7401AYRWZ-RL EVAL-AD7401AEDZ

    verilog code for sine wave using FPGA

    Abstract: AD7401 AD7400 DEC256SINC24B sinc Filter verilog code AD7401YRW-REEL7 verilog code for decimation filter
    Text: Isolated Sigma-Delta Modulator AD7401 FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401 16-lead AD7401 RW-16 verilog code for sine wave using FPGA AD7400 DEC256SINC24B sinc Filter verilog code AD7401YRW-REEL7 verilog code for decimation filter

    sinc Filter verilog code

    Abstract: AD7403
    Text: 16-Bit, Isolated Sigma-Delta Modulator AD7403 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM VDD2 VDD1 BUF CLK DECODER CLK ENCODER DATA ENCODER CLK DECODER REF VIN+ MCLKIN 5MHz TO 20MHz Σ-Δ ADC VIN– MDAT AD7403 GND2 GND1 12196-001 5 MHz to 20 MHz external clock input rate


    Original     		PDF 16-Bit, AD7403 20MHz) 16-lead, RI-16-2) AD7403BRIZ AD7403BRIZ-RL7 AD7403BRIZ-RL13 16-Lead sinc Filter verilog code AD7403

    Untitled

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7401A FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1 µV/°C typical offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401A 16-lead AD7400A AD7401A1 03-27-2007-B RW-16) AD7401AYRWZ AD7401AYRWZ-RL EVAL-AD7401AEDZ

    Untitled

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7401 FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 µV/°C maximum offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401 16-lead AD7401 RW-16

    sinc Filter verilog code

    Abstract: float point IIR Filter ADC Verilog Implementation
    Text: Isolated Sigma-Delta Modulator AD7400 Data Sheet FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V


    Original     		PDF 16-lead AD7400 AD74001 AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 EVAL-AD7400EDZ sinc Filter verilog code float point IIR Filter ADC Verilog Implementation

    AD7401A

    Abstract: No abstract text available
    Text: Isolated Sigma-Delta Modulator AD7401A FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1 V/°C typical offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401A 16-lead AD7400A AD7401A1 RW-16) AD7401AYRWZ AD7401AYRWZ-RL EVAL-AD7401AEDZ AD7401A

    verilog code for decimation filter

    Abstract: xilinx FPGA implementation of IIR Filter verilog code for iir filter sinc filter circuit implementation digital IIR Filter verilog code digital FIR Filter verilog code AD7401A verilog code for histogram verilog code for sine wave using FPGA ad400
    Text: Isolated Sigma-Delta Modulator AD7400A FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1.5 V/°C typical offset drift On-board digital isolator On-board reference ±250 mV analog input range


    Original     		PDF AD7400A 16-lead AD7401A, AD7400A AD7400AYNSZ AD7400AYRWZ AD7400AYRWZ-RL EVAL-AD7400AEDZ 03-27-2007-B verilog code for decimation filter xilinx FPGA implementation of IIR Filter verilog code for iir filter sinc filter circuit implementation digital IIR Filter verilog code digital FIR Filter verilog code AD7401A verilog code for histogram verilog code for sine wave using FPGA ad400

    AD7400

    Abstract: AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 AD7401 DEC256SINC24B MS-013-AA verilog code for decimation filter sinc Filter verilog code xilinx FPGA IIR Filter
    Text: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V


    Original     		PDF AD7400 16-lead AD7400 AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 EVAL-AD7400EDZ AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 AD7401 DEC256SINC24B MS-013-AA verilog code for decimation filter sinc Filter verilog code xilinx FPGA IIR Filter

    AD7400

    Abstract: AD7401 AD7401YRWZ DEC256SINC24B
    Text: Isolated Sigma-Delta Modulator AD7401 FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference


    Original     		PDF AD7401 16-lead AD7400, AD7401 RW-16) AD7401YRWZ AD7401YRWZ-REEL1 AD7401YRWZ-REEL71 EVAL-AD7401EB AD7400 DEC256SINC24B

    AD7401A

    Abstract: sinc Filter verilog code digital IIR Filter verilog code AD7400 AD7400A DEC256SINC24B
    Text: Isolated Sigma-Delta Modulator AD7400A Preliminary Technical Data FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 µV/°C maximum offset drift On-board digital isolator On-board reference


    Original     		PDF AD7400A 16-lead AD7401A, AD7400A1 RW-16 AD7400AYNSZREELError! AD7400AYNSZREEL7Error! EVAL-AD7400AEBZError! PR07077-0-1/08 AD7401A sinc Filter verilog code digital IIR Filter verilog code AD7400 AD7400A DEC256SINC24B

    verilog code for decimation filter

    Abstract: sinc Filter verilog code AD7401A AD400A FPGA based implementation of fixed point IIR Filter verilog code for sine wave using FPGA ad400 FPGA Spartan-II based motor drive
    Text: Isolated Sigma-Delta Modulator AD7400A Data Sheet FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1.5 µV/°C typical offset drift On-board digital isolator On-board reference ±250 mV analog input range


    Original     		PDF 16-lead AD7401A, AD7400A AD7400A RW-16) AD7400AYRWZ AD7400AYRWZ-RL EVAL-AD7400AEDZ 03-27-2007-B verilog code for decimation filter sinc Filter verilog code AD7401A AD400A FPGA based implementation of fixed point IIR Filter verilog code for sine wave using FPGA ad400 FPGA Spartan-II based motor drive