double through put multiply accumulate
Abstract: arithmetic logic unit datasheet 8 BIT ALU Dynamic arithmetic shift DSP56K "saturation arithmetic"
Text: SECTION 3 DATA ARITHMETIC LOGIC UNIT MOTOROLA DATA ARITHMETIC LOGIC UNIT 3-1 SECTION CONTENTS SECTION 3.1 DATA ARITHMETIC LOGIC UNIT . 3 SECTION 3.2 OVERVIEW AND DATA ALU ARCHITECTURE . 3 3.2.1 Data ALU Input Registers X1, X0, Y1, Y0 . 5
|
Original
|
PDF
|
24-bit
56-bit
double through put multiply accumulate
arithmetic logic unit datasheet
8 BIT ALU
Dynamic arithmetic shift
DSP56K
"saturation arithmetic"
|
Untitled
Abstract: No abstract text available
Text: 256Mb LPDDR SDRAM NT6DM16M16AD / NT6DM8M32AC Options Feature Double-data rate architecture; two data transfer per clock cycle Bidirectional, data strobe DQS is transmitted/received with data, to be used in capturing data at the receiver Differential clock inputs (CK and /CK)
|
Original
|
PDF
|
256Mb
NT6DM16M16AD
NT6DM8M32AC
-16Meg
16M16
|
hynix lpddr2
Abstract: ELPIDA mobile dram LPDDR2 Elpida LPDDR2 Memory hynix lpddr2 sdram lpddr2 DQ calibration Hynix 4Gb LPDDR2 LPDDR2 SDRAM hynix NT6TL64M32AQ -G1 lpddr2-s2 LPDDR2 1Gb Memory
Text: 2Gb LPDDR2-S4 SDRAM NT6TL64M32AQ Feature Options Double-data rate architecture; two data transfer per clock cycle Bidirectional, data strobe DQS, /DQS is transmitted/received with data, to be used in capturing data at the receiver Differential clock inputs (CK and /CK)
|
Original
|
PDF
|
NT6TL64M32AQ
-64Meg
64M32
-168-ball
hynix lpddr2
ELPIDA mobile dram LPDDR2
Elpida LPDDR2 Memory
hynix lpddr2 sdram
lpddr2 DQ calibration
Hynix 4Gb LPDDR2
LPDDR2 SDRAM hynix
NT6TL64M32AQ -G1
lpddr2-s2
LPDDR2 1Gb Memory
|
LVDS Serializer
Abstract: No abstract text available
Text: 19-3955; Rev 1; 9/06 27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer The MAX9247 digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial-data stream. Eighteen bits of video data and 9 bits of control data are encoded and multiplexed onto the serial interface, reducing the serial-data rate. The data-enable input determines
|
Original
|
PDF
|
27-Bit,
5MHz-to-42MHz
MAX9247
MAX9248/MAX9250
LVDS Serializer
|
MAX9217
Abstract: MAX9217ECM MAX9217ETM MAX9218 IC-2526
Text: 19-3558; Rev 4; 8/09 27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer The MAX9217 digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial data stream. Eighteen bits of video data and 9 bits of control data are encoded and multiplexed onto the serial interface, reducing the serial data rate. The data enable input determines
|
Original
|
PDF
|
27-Bit,
3MHz-to-35MHz
MAX9217
MAX9218
MAX9217
MAX9217ECM
MAX9217ETM
IC-2526
|
lcd 40 pin diagram lvds
Abstract: LVDS Serializer HSYNC, VSYNC input output MAX9217 MAX9217ECM MAX9217ETM MAX9218
Text: 19-3558; Rev 3; 5/08 27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer The MAX9217 digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial data stream. Eighteen bits of video data and 9 bits of control data are encoded and multiplexed onto the serial interface, reducing the serial data rate. The data enable input determines
|
Original
|
PDF
|
27-Bit,
3MHz-to-35MHz
MAX9217
MAX9218
lcd 40 pin diagram lvds
LVDS Serializer
HSYNC, VSYNC input output
MAX9217ECM
MAX9217ETM
|
74ALS157
Abstract: 74ALS157N 74ALS 74ALS157D 74ALS158 74ALS158D 74ALS158N
Text: INTEGRATED CIRCUITS 74ALS157/74ALS158 Data selector/multiplexer Product specification IC05 Data Handbook Philips Semiconductors 1991 Feb 08 Philips Semiconductors Product specification Data selector/multiplexer 74ALS157/74ALS158 74ALS157 Quad 2-input data selector/multiplexer, non-inverting
|
Original
|
PDF
|
74ALS157/74ALS158
74ALS157
74ALS158
74ALS157
74ALS158
74ALS157N
74ALS
74ALS157D
74ALS158D
74ALS158N
|
74151A multiplexers
Abstract: 74151A 75151A DM74150N DM54151A 74150 54151A 54150FMQB DM54150J DM74150
Text: DM74150, DM74151A Data Selectors/Multiplexers General Description Features These data selectors/multiplexers contain full on-chip decoding to select the desired data source. The 150 selects one-of-sixteen data sources; the 151A selects one-of-eight data sources. The 150 and 151A have a strobe input which
|
Original
|
PDF
|
DM74150,
DM74151A
74151A multiplexers
74151A
75151A
DM74150N
DM54151A
74150
54151A
54150FMQB
DM54150J
DM74150
|
74als257
Abstract: 74ALS 74ALS257D 74ALS257DB 74ALS257N 74ALS258 74ALS258D 74ALS258DB ya 11
Text: INTEGRATED CIRCUITS 74ALS257/74ALS258 Data selector/multiplexer Product specification IC05 Data Handbook Philips Semiconductors 1991 Feb 08 Philips Semiconductors Product specification Data selector/multiplexer 74ALS257/74ALS258 74ALS257 Quad 2-input data selector, non-inverting 3-State
|
Original
|
PDF
|
74ALS257/74ALS258
74ALS257
74ALS258
74ALS257
74ALS258
74ALS
74ALS257D
74ALS257DB
74ALS257N
74ALS258D
74ALS258DB
ya 11
|
KPB datasheet
Abstract: RP-125 CCIR624-3
Text: PI-003 PARALLEL DATA TO CVBS 10 BIT INPUT Parallel multiplexed component signals to CCIR Rec 656 SMPTE RP-125 coded. Note. To ease interfacing into equipment data is latched by the rising edge of the clock. Data rate Data Set up time Data hold time Line standard
|
Original
|
PDF
|
PI-003
RP-125
PI-003
Fara109d
Feb-01
KPB datasheet
CCIR624-3
|
KPB datasheet
Abstract: RP-125 CCIR624-3
Text: PI-003 PARALLEL DATA TO CVBS 10 BIT INPUT Parallel multiplexed component signals to CCIR Rec 656 SMPTE RP-125 coded. Note. To ease interfacing into equipment data is latched by the rising edge of the clock. Data rate Data Set up time Data hold time Line standard
|
Original
|
PDF
|
PI-003
RP-125
300mV
PI-003
Fara109p
Sep-00
KPB datasheet
CCIR624-3
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G157 Low-power 2-input multiplexer Rev. 5 — 5 December 2011 Product data sheet 1. General description The 74AUP2G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74AUP2G157
74AUP2G157
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G157 Low-power 2-input multiplexer Rev. 5 — 22 June 2012 Product data sheet 1. General description The 74AUP1G157 is a single 2-input multiplexer which selects data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74AUP1G157
74AUP1G157
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G157 Low-power 2-input multiplexer Rev. 6 — 6 June 2012 Product data sheet 1. General description The 74AUP2G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74AUP2G157
74AUP2G157
|
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G157 Low-power 2-input multiplexer Rev. 5 — 22 June 2012 Product data sheet 1. General description The 74AUP1G157 is a single 2-input multiplexer which selects data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74AUP1G157
74AUP1G157
|
Untitled
Abstract: No abstract text available
Text: 74LVC1G157 Single 2-input multiplexer Rev. 6 — 31 December 2012 Product data sheet 1. General description The 74LVC1G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74LVC1G157
74LVC1G157
|
74LVC1G157GW
Abstract: 74LVC1G157 74LVC1G157GF 74LVC1G157GM 74LVC1G157GV JESD22-A114E
Text: 74LVC1G157 Single 2-input multiplexer Rev. 03 — 12 July 2007 Product data sheet 1. General description The 74LVC1G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74LVC1G157
74LVC1G157
74LVC1G157GW
74LVC1G157GF
74LVC1G157GM
74LVC1G157GV
JESD22-A114E
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G157 Low-power 2-input multiplexer Rev. 7 — 18 January 2013 Product data sheet 1. General description The 74AUP2G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74AUP2G157
74AUP2G157
|
74AUP2G157DC
Abstract: 74AUP2G157GT
Text: 74AUP2G157 Low-power 2-input multiplexer Rev. 4 — 30 July 2010 Product data sheet 1. General description The 74AUP2G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74AUP2G157
74AUP2G157
74AUP2G157DC
74AUP2G157GT
|
74LVC1G157
Abstract: 74LVC1G157GF 74LVC1G157GM 74LVC1G157GV 74LVC1G157GW
Text: 74LVC1G157 Single 2-input multiplexer Rev. 4 — 28 October 2010 Product data sheet 1. General description The 74LVC1G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74LVC1G157
74LVC1G157
74LVC1G157GF
74LVC1G157GM
74LVC1G157GV
74LVC1G157GW
|
Untitled
Abstract: No abstract text available
Text: 74LVC1G157 Single 2-input multiplexer Rev. 5 — 6 December 2011 Product data sheet 1. General description The 74LVC1G157 is a single 2-input multiplexer which select data from two data inputs I0 and I1 under control of a common data select input (S). The state of the common data
|
Original
|
PDF
|
74LVC1G157
74LVC1G157
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS - TTL TRANSISTOR TRANSISTOR LOGIC NTE74150 24-Lead DIP, See Diag. 252 1—of—16 Data Selector/Multiplexer I E E Data Inpu Data Inpu V cc Data Inpu Output EO Data Inpu 4 | Q Output GS Data Inpu input 3 Data inpu Q Input 2 Data Jnpu Output AO
|
OCR Scan
|
PDF
|
NTE74150
24-Lead
NTE74152
14-Lead
NTE74164,
NTE74C164,
NTE74HC164,
NTE74LS164
NTE74160,
|
NTE7404
Abstract: NTE7408 NTE7407 NTE7406 NTE7400 NTE74LS04 NTE74HC04 NTE74LS08 NTE74HC08 NTE74LS00
Text: INTEGRATED CIRCUITS - TTL TRANSISTOR TRANSISTOR LOGIC NTE7214 16-Lead DIP, See Diag. 249 TRI-STATE Dual 4:1 Multiplexer Strobe 1G V CC B Address Strobe 2G Data Input Q A Address Data Input Data Input Data Input Data Input Data Input Q Data Input Output 1Y
|
OCR Scan
|
PDF
|
NTE7214
16-Lead
NTE7400,
NTE74C00,
14-Lead
NTE74H00,
NTE74HC00,
NTE74HCTOO,
NTE74LS00,
NTE74S00
NTE7404
NTE7408
NTE7407
NTE7406
NTE7400
NTE74LS04
NTE74HC04
NTE74LS08
NTE74HC08
NTE74LS00
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS - TTL TRANSISTOR TRANSISTOR LOGIC NTE7214 16-Lead DIP, See Diag. 249 TRI-STATE Dual 4:1 Multiplexer Strobe 1G VCC B Address Strobe 2G Data Input Q A Address Data Input Data Input Data Input Data Input Data Input Q Data Input 14-Lead DIP, See Diag. 247
|
OCR Scan
|
PDF
|
NTE7214
16-Lead
14-Lead
NTE7400,
NTE74C00,
NTE7401,
NTE74LS01
NTE74H00,
NTE74HC00,
|