RELAY MD-12
Abstract: MD 202 marking macronix MD-45 MX98206EC TOP SIDE MARKING 10Mbps-FDX 100Mbps-HDX
Text: PRELIMINARY MX98206EC 8-Port Dual-Speed Ethernet Switch Controller FEATURES • Support IEEE802.3x compliant flow control for FDX and back-pressure flow control for HDX. • Support up to 2MB SSRAM pipeline type, or flow through type as data buffer. • Serial EEPROM interface for auto-configuration.
|
Original
|
MX98206EC
IEEE802
100MBps
208-pin
10/100Mbps
C0013
F4044937B1
36CAX
RELAY MD-12
MD 202
marking macronix
MD-45
MX98206EC
TOP SIDE MARKING
10Mbps-FDX
100Mbps-HDX
|
PDF
|
100Mbps-FDX
Abstract: diode bp64 MX98207AC T56 marking Macronix marking 100M-FDX marking t54 bp64 292LBGAPACKAGE marking macronix
Text: PRELIMINARY MX98207AC 12-Port Dual-Speed Ethernet Switch Controller FEATURES • Support IEEE802.3x compliant flow control for FDX and back-pressure flow control for HDX. • Support up to 2MB SSRAM pipeline type, or flow through type as data buffer. • Serial EEPROM interface for auto-configuration.
|
Original
|
MX98207AC
12-Port
IEEE802
100MBps
292-pin
10/100Mbps
S0013
F4044937B0
36CAX
100Mbps-FDX
diode bp64
MX98207AC
T56 marking
Macronix marking
100M-FDX
marking t54
bp64
292LBGAPACKAGE
marking macronix
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 89TTM552 Traffic Manager Data Sheet Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to
|
Original
|
89TTM552
89TTM55x
89TTM553
89TTM55x
89TTM552,
1192-pin
89TTM552BL
|
PDF
|
future scope of microcontroller 8051 based digit
Abstract: 8051 microcontroller assembly language USB97C100 8051 and printer camera interface with 8051 microcontroller floppy drive emulator Microsystems EP-1 FIR CODE FOR 8051 IN ASSEMBLY LANGUAGE pinout floppy emulator HP54645D
Text: APPLICATION NOTE 7.19 V1.1 USB97C100 Programmers Reference Guide CHAPTER 1 - INTRODUCTION The basic architectural concept of the USB97C100 device is that all high bandwidth data flow be handled entirely in hardware, with an integrated MCU MicroController Unit, an 8051 derivative acting only to manage the flow of data
|
Original
|
USB97C100
future scope of microcontroller 8051 based digit
8051 microcontroller assembly language
8051 and printer
camera interface with 8051 microcontroller
floppy drive emulator
Microsystems EP-1
FIR CODE FOR 8051 IN ASSEMBLY LANGUAGE
pinout floppy emulator
HP54645D
|
PDF
|
bap21
Abstract: 89TTM553 ZTM200 BAT23 BAU21
Text: Traffic Manager Data Sheet 89TTM552 Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to
|
Original
|
89TTM552
89TTM55x
89TTM553
89TTM55x
89TTM552,
89TTM552
bap21
ZTM200
BAT23
BAU21
|
PDF
|
vco 17.500mhz
Abstract: No abstract text available
Text: Traffic Manager Data Sheet 89TTM552 Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to
|
Original
|
89TTM552
89TTM55x
89TTM552
89TTM553
89TTM552,
vco 17.500mhz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Traffic Manager Data Sheet 89TTM552 Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to
|
Original
|
89TTM552
89TTM55x
89TTM553
89TTM55x
89TTM552,
1192-pin
89TTM552BL
|
PDF
|
IDT71V3557
Abstract: IDT71V3559
Text: 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary IDT71V3557 IDT71V3559 The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through no output data register . Output
|
Original
|
IDT71V3557
IDT71V3559
IDT71V3557/59
IDT71V3557/59
BG119
BQ165
BQ165
x4033
IDT71V3557
IDT71V3559
|
PDF
|
IDT71V3557
Abstract: IDT71V3559
Text: 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V3557 IDT71V3559 The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through no output data register . Output
|
Original
|
IDT71V3557
IDT71V3559
IDT71V3557/59
IDT71V3557/59
BG119
BQ165
BQ165
x4033
IDT71V3557
IDT71V3559
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs Preliminary IDT71V3557 IDT71V3559 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through no output data register . Output
|
Original
|
100-lead
119-lead
IDT71V3557
IDT71VFeature,
x4033
|
PDF
|
HD74ALVCH16501
Abstract: No abstract text available
Text: HD74ALVCH16501 18-bit Universal Bus Transceivers with 3-state Outputs REJ03D0036-0300Z Previous ADE-205-168A(Z Rev.3.00 Oct.02.2003 Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the
|
Original
|
HD74ALVCH16501
18-bit
REJ03D0036-0300Z
ADE-205-168A
HD74ALVCH16501
|
PDF
|
HD74ALVCH162501
Abstract: No abstract text available
Text: HD74ALVCH162501 18-bit Universal Bus Transceivers with 3-state Outputs REJ03D0047-0200Z Previous ADE-205-182 (Z ) Rev 2.00 Oct.02.2003 Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the
|
Original
|
HD74ALVCH162501
18-bit
REJ03D0047-0200Z
ADE-205-182
HD74ALVCH162501
|
PDF
|
HD74ALVCH162501
Abstract: No abstract text available
Text: HD74ALVCH162501 18-bit Universal Bus Transceivers with 3-state Outputs REJ03D0047-0200Z Previous ADE-205-182 (Z ) Rev 2.00 Oct.02.2003 Description Data flow in each direction is controlled by output enable (OEAB and OEBA OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the
|
Original
|
HD74ALVCH162501
18-bit
REJ03D0047-0200Z
ADE-205-182
HD74ALVCH162501
|
PDF
|
f640
Abstract: f645 74F640 74F640PC 74F640SC 74F645 74F645PC F245
Text: 74F640 74F645 Octal Bus Transceiver with TRI-STATE Outputs General Description Features These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses Both busses are capable of sinking 64 mA have TRISTATE outputs and a common output enable pin The direction of data flow is determined by the transmit receive
|
Original
|
74F640
74F645
f640
f645
74F640
74F640PC
74F640SC
74F645
74F645PC
F245
|
PDF
|
|
|
IP113A
Abstract: IP175A 24LC01 3964E 5 port ethernet switch IP175 FXSD3 IP175A-DS-R04
Text: IP175A Preliminary Data Sheet 5 Port 10/100 Ethernet Integrated Switch Features 5 port 10/100 Ethernet switch with built in transceivers and memory Build in SSRAM for frame buffer Built in storage of 1K MAC address Support flow control – Support IEEE802.3x for flow control for full
|
Original
|
IP175A
IEEE802
IP175A-DS-R04
IP113A
IP175A
24LC01
3964E
5 port ethernet switch
IP175
FXSD3
IP175A-DS-R04
|
PDF
|
CY7C1353G
Abstract: CY7C1353G-100AXC
Text: CY7C1353G 4-Mbit 256 K x 18 Flow-through SRAM with NoBL Architecture 4-Mbit (256 K × 18) Flow-through SRAM with NoBL™ Architecture Features Functional Description • Supports up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1353G
133-MHz
CY7C1353G
CY7C1353G-100AXC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1351G 4-Mbit 128 K x 36 Flow-Through SRAM with NoBL Architecture 4-Mbit (128 K × 36) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • Can support up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1351G
133-MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1351G 4-Mbit 128 K x 36 Flow-Through SRAM with NoBL Architecture 4-Mbit (128 K × 36) Flow-Through SRAM with NoBL™ Architecture Functional Description Features • Can support up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1351G
133-MHz
|
PDF
|
CY7C1351G
Abstract: CY7C1351G-100AXC
Text: CY7C1351G 4-Mbit 128 K x 36 Flow-through SRAM with NoBL Architecture 4-Mbit (128 K × 36) Flow-through SRAM with NoBL™ Architecture Features Functional Description • Can support up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1351G
133-MHz
CY7C1351G
CY7C1351G-100AXC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1351G 4-Mbit 128 K x 36 Flow-Through SRAM with NoBL Architecture 4-Mbit (128 K × 36) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • Can support up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1351G
CY7C1351G
|
PDF
|
CY7C1353G
Abstract: CY7C1353G-100AXC
Text: CY7C1353G 4-Mbit 256 K x 18 Flow-through SRAM with NoBL Architecture 4-Mbit (256 K × 18) Flow-through SRAM with NoBL™ Architecture Features Functional Description[1] • Supports up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1353G
133-MHz
CY7C1353G
CY7C1353G-100AXC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1351G 4-Mbit 128 K x 36 Flow-Through SRAM with NoBL Architecture 4-Mbit (128 K × 36) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • Can support up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1351G
CY7C1351G
|
PDF
|
CY7C1351G
Abstract: CY7C1351G-100AXC
Text: CY7C1351G 4-Mbit 128 K x 36 Flow-through SRAM with NoBL Architecture 4-Mbit (128 K × 36) Flow-through SRAM with NoBL™ Architecture Features Functional Description • Can support up to 133-MHz bus operations with zero wait states ❐ Data is transferred on every clock
|
Original
|
CY7C1351G
133-MHz
CY7C1351G
CY7C1351G-100AXC
|
PDF
|
2557T
Abstract: MIPS R3000A
Text: 32-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT IDT49C465 IDT49C465A Integrated Device Technology, Inc. DESCRIPTION FEATURES The IDT49C465/A is a 32-bit, two-data bus, Flow-thruEDC unit. The chip provides single-error correction and two and three bit error detection of both hard and soft memory errors.
|
OCR Scan
|
32-BIT
IDT49C465
IDT49C465A
64-bit
100mA
20MHz
144-pin
IDT49C465/A
32-bit,
2557T
MIPS R3000A
|
PDF
|
