CY7C2166KV18 Search Results

CY7C2166KV18 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
3M Touch Systems Abstract: No abstract text available Text: CY7C2166KV18, CY7C2177KV18 CY7C2168KV18, CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT Features Configurations • 18 Mbit density (2 M x 8, 2 M x 9, 1 M x 18, 512 K x 36) With Read Cycle Latency of 2.5 cycles:	Original	PDF	CY7C2166KV18, CY7C2177KV18 CY7C2168KV18, CY7C2170KV18 18-Mbit 550-MHz CY7C2166KV18 3M Touch Systems
3M Touch Systems Abstract: No abstract text available Text: CY7C2166KV18, CY7C2177KV18 CY7C2168KV18, CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 18-Mbit density (2 M x 8, 2 M × 9, 1 M × 18, 512 K × 36)	Original	PDF	CY7C2166KV18, CY7C2177KV18 CY7C2168KV18, CY7C2170KV18 18-Mbit CY7C2166KV18 CY7C2177KV18 CY7C2168KV18 3M Touch Systems
Untitled Abstract: No abstract text available Text: CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 18-Mbit density (1 M x 18, 512 K × 36)	Original	PDF	CY7C2168KV18/CY7C2170KV18 18-Mbit 550-MHz CY7C2168KV18 CY7C2170KV18
3M Touch Systems Abstract: No abstract text available Text: CY7C2168KV18, CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 18-Mbit density (1 M x 18, 512 K × 36)	Original	PDF	CY7C2168KV18, CY7C2170KV18 18-Mbit CY7C2168KV18 550-MHz 3M Touch Systems
Untitled Abstract: No abstract text available Text: CY7C2168KV18, CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 18-Mbit density (1 M x 18, 512 K × 36)	Original	PDF	CY7C2168KV18, CY7C2170KV18 18-Mbit 550-MHz CY7C2168KV18
CY7C2168KV18 Abstract: CY7C2170KV18 3M Touch Systems Text: CY7C2168KV18, CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 18-Mbit density (1 M x 18, 512 K × 36)	Original	PDF	CY7C2168KV18, CY7C2170KV18 18-Mbit CY7C2168KV18 550-MHz CY7C2168KV18 CY7C2170KV18 3M Touch Systems