CY7C1610KV18 Search Results

CY7C1610KV18 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
CY7C1614KV18 Abstract: CY7C1612KV18-300BZXI CY7C1614KV18-250BZXC CY7C1612KV18 Contextual Info: CY7C1610KV18, CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 ADVANCE INFORMATION 144-Mbit QDR -II SRAM 2-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 333 MHz clock for high bandwidth	Original	CY7C1610KV18, CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 144-Mbit CY7C1610KV18 CY7C1625KV18 CY7C1612KV18 CY7C1614KV18 CY7C1612KV18-300BZXI CY7C1614KV18-250BZXC CY7C1612KV18	PDF
CY7C1614KV18 Abstract: CY7C1612KV18-300BZXI Contextual Info: CY7C1610KV18, CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 144-Mbit QDR II SRAM 2-Word Burst Architecture 144-Mbit QDR ® II SRAM 2-Word Burst Architecture Features Configuration Separate independent read and write data ports ❐ Supports concurrent transactions	Original	144-Mbit CY7C1610KV18, CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 CY7C1610KV18 CY7C1625KV18 CY7C1612KV18 CY7C1614KV18 CY7C1612KV18-300BZXI	PDF
Contextual Info: CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 144-Mbit QDR II SRAM 2-Word Burst Architecture 144-Mbit QDR ® II SRAM 2-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1625KV18 – 16 M x 9	Original	144-Mbit CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 CY7C1625KV18 CY7C1612KV18 333-MHz	PDF
Contextual Info: CY7C1625KV18 CY7C1612KV18 CY7C1614KV18 144-Mbit QDR II SRAM Two-Word Burst Architecture 144-Mbit QDR ® II SRAM Two-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1625KV18 – 16 M x 9	Original	CY7C1625KV18 CY7C1612KV18 CY7C1614KV18 144-Mbit 360-MHz	PDF
Contextual Info: CY7C1625KV18 CY7C1612KV18 CY7C1614KV18 144-Mbit QDR II SRAM Two-Word Burst Architecture 144-Mbit QDR ® II SRAM Two-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1625KV18 – 16 M x 9	Original	CY7C1625KV18 CY7C1612KV18 CY7C1614KV18 144-Mbit CY7C1625KV18 CY7C1612KV18 333-MHz	PDF
CY7C1612KV18 Contextual Info: CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 144-Mbit QDR II SRAM 2-Word Burst Architecture 144-Mbit QDR ® II SRAM 2-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1625KV18 – 16 M x 9	Original	144-Mbit CY7C1625KV18 CY7C1612KV18, CY7C1614KV18 CY7C1625KV18 CY7C1612KV18 333-MHz CY7C1612KV18	PDF