MCR 100-6 P
Abstract: LAN9000 LAN91C96I-MU manchester encoder 10BASE2 10BASE5 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I
Text: LAN91C96i Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features Dynamic Memory Allocation Between Transmit and Receive Flat Memory Structure for Low CPU Overhead Buffered Architecture, Insensitive to Bus Latencies No Overruns/Underruns
|
Original
|
LAN91C96i
MCR 100-6 P
LAN9000
LAN91C96I-MU
manchester encoder
10BASE2
10BASE5
LAN91C100FD
LAN91C110
LAN91C94
LAN91C96I
|
PDF
|
VLSI Technology
Abstract: 10BASE2 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I-MU
Text: LAN91C96i Non-PCI Single-Chip Full Duplex Ethernet Controller Data Brief Product Features Pin Compatible with the LAN91C92 and the LAN91C94 in Local Bus Mode Dynamic Memory Allocation Between Transmit and Receive Flat Memory Structure for Low CPU Overhead
|
Original
|
LAN91C96i
LAN91C92
LAN91C94
VLSI Technology
10BASE2
10BASE5
LAN9000
LAN91C100FD
LAN91C110
LAN91C96I-MU
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [P K IILO fiilD M A lS V in te i 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM MESI Cache Consistency Protocol Hardware Cache Snooping Maintains Consistency with Primary Cache via Inclusion Principle Flexible User-Implemented Memory Interface Enables Wide Range of
|
OCR Scan
|
82495XP
82490XP
208-Lead
84Lead
|
PDF
|
xxxjx
Abstract: No abstract text available
Text: in t e i 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM Two-Way, Set Associative, Secondary Cache for i860 xp Microprocessor 50 MHz “No Glue” Interface with CPU Configurable — Cache Size 256 or 512 Kbytes — Line Width 32, 64 or 128 Bytes — Memory Bus Width 64 or 128 Bits
|
OCR Scan
|
82495XP
82490XP
10-3a.
Controiler/82490XP
xxxjx
|
PDF
|
est 7502 b data sheet
Abstract: No abstract text available
Text: P E H I1 0 IM 1 D B M IV i n Dt t e : s. i 991 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM • Two-Way, Set Associative, Secondary Cache for i860 XP Microprocessor MESI Cache Consistency Protocol ■ 50 MHz “No Glue” Interface with CPU Maintains Consistency with Primary
|
OCR Scan
|
82495XP
82490XP
10-3a.
Controller/82490XP
est 7502 b data sheet
|
PDF
|
MTA02
Abstract: i860Xp MT 8222 Intel 82495 Cache Controller 3ce-14 LR1 D09 ahy 103 i860 64-Bit Microprocessor Performance Brief MCache Second Level Cache-Controller
Text: in t e ! 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM Two-Way, Set Associative, Secondary Cache for i860 XP Microprocessor 50 MHz “No Glue” Interface with CPU Configurable — Cache Size 256 or 512 Kbytes — Line Width 32, 64 or 128 Bytes — Memory Bus Width 64 or 128 Bits
|
OCR Scan
|
82495XP
82490XP
Controller/82490XP
MTA02
i860Xp
MT 8222
Intel 82495 Cache Controller
3ce-14
LR1 D09
ahy 103
i860 64-Bit Microprocessor Performance Brief
MCache
Second Level Cache-Controller
|
PDF
|
PDIUSBD12PWAA
Abstract: No abstract text available
Text: PDIUSBD12 USB peripheral controller with parallel bus Rev. 11 — 29 September 2009 Product data sheet 1. General description The PDIUSBD12 is a cost- and feature-optimized USB peripheral controller. It is normally used in microcontroller-based systems and communicates with the system microcontroller
|
Original
|
PDIUSBD12
PDIUSBD12
PDIUSBD12PWAA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STANDARD MICROSYSTEMS CORPORATION, 90 Artoy Drive, Hauppauge, NY 11788 516 435-6000 Fax (516) 231-6004 SMC91C92 DIVISION Single-Chip Ethernet Controller with RAM FEATURES • • • • • • • • • • Single-Chip Ethernet Controller 4608 Bytes of On-Chip RAM
|
OCR Scan
|
SMC91C92
10BASE-T
16-Bit
|
PDF
|
PDIUSBD12PWTM
Abstract: PDIUSBD12PWAA CD00222704 pdiusbd12pwt
Text: PDIUSBD12 USB peripheral controller with parallel bus Rev. 12 — 8 April 2010 Product data sheet 1. General description The PDIUSBD12 is a cost- and feature-optimized USB peripheral controller. It is normally used in microcontroller-based systems and communicates with the system microcontroller
|
Original
|
PDIUSBD12
PDIUSBD12
CD00222704
PDIUSBD12PWTM
PDIUSBD12PWAA
CD00222704
pdiusbd12pwt
|
PDF
|
COL100
Abstract: LAN83C694 LAN9000 LAN91C100
Text: LAN91C100 ADVANCE INFORMATION FEAST Fast Ethernet Controller FEATURES • • • • • • • • Dual Speed CSMA/CD Engine 10 Mbps and 100 Mbps Compliant with IEEE 802.3 100BASE-T Specification Supports 100BASE-TX, 100BASE-T4, and 10BASE-T Physical Interfaces
|
Original
|
LAN91C100
100BASE-T
100BASE-TX,
100BASE-T4,
10BASE-T
LAN91C100
COL100
LAN83C694
LAN9000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DEC 21 ¡992 SMC91C90 STANDARD MICROSYSTEMS CORPORATION i ADVANCE INFORMATION COMPONENT PRODUCTS DIVISION 80 Artov Drive. Hauccauge. NY 11788 1516 435-6000 Fax 1516) 231-6004 Single-Chip Ethernet Controller FEATURES Single-Chip Ethernet Controller Supports IEEE 8 02.3 ANSI 8802-3) and
|
OCR Scan
|
SMC91C90
10BASE-T
16-Bit
|
PDF
|
SMC91C92
Abstract: 10BASE2 10BASE5 SMC91C100 SMC91C94 arbiter decoder -1996
Text: SMC91C94 ISA/PCMCIA Single-Chip Ethernet Controller with RAM FEATURES • • • • • • • • • ISA/PCMCIA Single-Chip Ethernet Controller 4608 Bytes of On-Chip RAM Supports IEEE 802.3 ANSI 8802-3 Ethernet Standards Simultasking - Early Transmit and Early
|
Original
|
SMC91C94
16-Bit
SMC91C94
SMC91C92
10BASE2
10BASE5
SMC91C100
arbiter decoder -1996
|
PDF
|
Intel 82495 Cache Controller
Abstract: i860Xp J222J Si 7661 replacement TA 7503 TAG 9245 cache controller i860 64-Bit Microprocessor Performance Brief MCache yx 861
Text: P K IL O IM ID K IÄ K Y in te i Dt • s. -991 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM Two-W ay, Set Associative, Secondary Cache fo r i860 XP M icroprocessor MESI Cache Consistency Protocol 50 MHz “ No Glue” Interface with CPU Maintains Consistency with Primary
|
OCR Scan
|
82495XP
82490XP
Controller/82490XP
Intel 82495 Cache Controller
i860Xp
J222J
Si 7661 replacement
TA 7503
TAG 9245
cache controller
i860 64-Bit Microprocessor Performance Brief
MCache
yx 861
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features Non-PCI Single-Chip Ethernet Controller Pipelined Data Path Fully Supports Full Duplex Switched Ethernet Handles Block Word Transfers for any Alignment
|
Original
|
LAN91C96I
LAN91C92
LAN91C94
|
PDF
|
|
LAN9000
Abstract: LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96I-MU LAN91C96IQFP LAN91C96ITQFP
Text: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features Non-PCI Single-Chip Ethernet Controller Pipelined Data Path Fully Supports Full Duplex Switched Ethernet Handles Block Word Transfers for any Alignment
|
Original
|
LAN91C96I
LAN91C92
LAN91C94
LAN9000
LAN91C100FD
LAN91C110
LAN91C96I
LAN91C96I-MU
LAN91C96IQFP
LAN91C96ITQFP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LAN91C110 REV. A PRELIMINARY FEAST Fast Ethernet Controller for PCMCIA and Generic 16-Bit Applications FEATURES !" Dual Speed CSMA/CD Engine 10 Mbps and 100 Mbps !" Built-in Transparent Arbitration for Slave Sequential Access Architecture !" Compliant with IEEE 802.3 100BASE-T
|
Original
|
LAN91C110
16-Bit
100BASE-T
100BASE-TX,
100BASE-T4
IEEE-802
|
PDF
|
SMC91C92
Abstract: SMC83C694 SMC91C100 SMC91C9X
Text: SMC91C100 ADVANCE INFORMATION FEAST Fast Ethernet Controller FEATURES Dual Speed CSMA/CD Engine 10 Mbps and 100 Mbps Compliant with IEEE 802.3 100BASE-T Specification Supports 100BASE-TX, 100BASE-T4, and 10BASE-T Physical Interfaces 32 Bit Wide Data Path (Into Packet Buffer
|
Original
|
SMC91C100
100BASE-T
100BASE-TX,
100BASE-T4,
10BASE-T
50BSC
SMC91C92
SMC83C694
SMC91C100
SMC91C9X
|
PDF
|
LAN91C93I-MU
Abstract: LAN91C93I-ME LAN91C93I
Text: LAN91C93I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features Non-PCI Single-Chip Ethernet Controller Fully Supports Full Duplex Switched Ethernet Supports Enhanced Transmit Queue Management Dynamic Memory Allocation Between Transmit
|
Original
|
LAN91C93I
LT1086-3
LAN91C93I-MU
LAN91C93I-ME
LAN91C93I
|
PDF
|
CKE 8002
Abstract: 10BASE2 10BASE5 LAN9000 LAN91C100 LAN91C94 qfp50
Text: LAN91C94 PRELIMINARY ISA/PCMCIA Single-Chip Ethernet Controller with RAM FEATURES • • • • • • • • • ISA/PCMCIA Single-Chip Ethernet Controller 4608 Bytes of On-Chip RAM Supports IEEE 802.3 ANSI 8802-3 Ethernet Standards TM Simultasking
|
Original
|
LAN91C94
16-Bit
LAN91C94
CKE 8002
10BASE2
10BASE5
LAN9000
LAN91C100
qfp50
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LAN91C96I PRELIMINARY ISA Single-Chip Full Duplex Ethernet Controller with Magic Packet FEATURES § § § § § § § § § § § § § § § § § § § § § § § § § § § ISA Single-Chip Ethernet Controller Fully Supports Full Duplex Switched Ethernet
|
Original
|
LAN91C96I
LAN91C96I
|
PDF
|
intel AP-453
Abstract: AP-453 PC1001 82540EM 82545GM 82546EB 8255x intel 8254x 8255x-based
Text: Small Packet Traffic Performance Optimization for 8255x and 8254x Ethernet Controllers Application Note AP-453 Revision 1.0 September 2003 Revision History Revision Date 1.0 Sep 2003 Description Initial release. INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY
|
Original
|
8255x
8254x
AP-453)
intel AP-453
AP-453
PC1001
82540EM
82545GM
82546EB
intel 8254x
8255x-based
|
PDF
|
LAN91C100FD
Abstract: LAN91C110 LAN91C94 LAN91C96I LAN91C96IQFP LAN91C96ITQFP 10BASE5 LAN9000
Text: LAN91C96I PRELIMINARY ISA Single-Chip Full Duplex Ethernet Controller with Magic Packet FEATURES !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" !" ISA Single-Chip Ethernet Controller Fully Supports Full Duplex Switched Ethernet
|
Original
|
LAN91C96I
080mm
LAN91C100FD
LAN91C110
LAN91C94
LAN91C96I
LAN91C96IQFP
LAN91C96ITQFP
10BASE5
LAN9000
|
PDF
|
QFP11
Abstract: LAN91C96 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96-MS LAN91C96-MU ISA-Hy9346
Text: LAN91C96 Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet Datasheet Product Features Non-PCI Single-Chip Ethernet Controller A Subset of Motorola 68000 Bus Interface Support High Performance Chained "Back-to-Back" Transmit and Receive
|
Original
|
LAN91C96
LAN91C92
LAN91C94
QFP11
LAN91C96
10BASE5
LAN9000
LAN91C100FD
LAN91C110
LAN91C96-MS
LAN91C96-MU
ISA-Hy9346
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V292PBC Rev.B2 LOCAL BUS to PCI BRIDGE CONTROLLER FOR Am29030/40 , M68040/60™, SA-110™ and PowerPC™403Gx/403GCx PROCESSORS ❒ Glueless interface between AMD’s Am29030 and Am29040 processors and the industry standard PCI Bus ❒ Fully compliant with PCI 2.1 specification
|
Original
|
V292PBC
Am29030/40
M68040/60â
SA-110â
403Gx/403GCx
Am29030
Am29040
8/16-bit
V292PBC,
|
PDF
|