Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CHN 642 Search Results

    CHN 642 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    ST CHN 510

    Abstract: 83C97 chn 809 chn 809 ST
    Text: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description


    OCR Scan
    83C97 10BASE-T 83C97 10BASET) ST CHN 510 chn 809 chn 809 ST PDF

    Transistor TT 2246

    Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
    Text: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for


    OCR Scan
    83C96 10BASE-T 83C96 10BASET) 10BASET Transistor TT 2246 transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744 PDF

    CHN 550

    Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
    Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12


    Original
    6004K12 ZNC-B10 ZN-B14 ZNC-B19 ZNC3-B22 ZNC-K19 VXI-11 CHN 550 CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent PDF

    CHN b42

    Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
    Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    ADSP-21065L I-127 I-128 16-bit CHN b42 chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18 PDF

    6XV1-830-0EH10

    Abstract: PLC siemens S7-200 cpu 226 siemens simatic op7 manual circuit diagram of moving LED message display S7-200 cpu 226 Wiring Diagram s7-200 siemens 6AV3 607-1JC20-0AX1 siemens simatic op17 siemens simatic op7 siemens TD200
    Text: Automation and Drives Human Machine Interface Postfach 4848 90327 NÜRNBERG Germany w w w. s i e m e n s .c o m/ a uto ma t i o n The information provided in this catalog contains descriptions or characteristics of performance which in case of actual use do not always apply as described


    Original
    691-1AB01-0AD0 691-1AB01-0AE0 5D002ENC3 EAR99S 5D992B1 691-1CA01-0AA0 691-1CA01-0AB0 691-1SA01-0AX0 6XV1-830-0EH10 PLC siemens S7-200 cpu 226 siemens simatic op7 manual circuit diagram of moving LED message display S7-200 cpu 226 Wiring Diagram s7-200 siemens 6AV3 607-1JC20-0AX1 siemens simatic op17 siemens simatic op7 siemens TD200 PDF

    A715 transistor

    Abstract: A715 A715A CHN 642 A91A 758C
    Text: 642-*B ?A0:7;7/@A>3 ?75;/9 >39/D 4IEUVSIT ^ :eW ^c_f_]nlc] mnl_hanb 0\_nq_h ]icf [h^ ]ihn[]nm1 ^ Tola_ qcnbmn[h^ pifn[a_ oj ni =777WCE3 g_nm HEE Q[ln =? [h^ U_f_]il^c[ ^ Nch5 ]l_j[a_ cm 95<gg 0\_nq_h ]icf [h^ ]ihn[]n13 Nch5 ]f_[l[h]_ cm 957gg 0\_nq_h ]icf [h^ ]ihn[]n1


    Original
    777WCE3 957gg A715 transistor A715 A715A CHN 642 A91A 758C PDF

    chn 547

    Abstract: chn 832 chn+547 CHN 927
    Text: DESCRIPTION: HIGH DENSITY DIP SOLDER MALE SPECIFICATIONS: MATERIALS: SHELL: STEEL, NICKEL PLATED INSULATOR: UL 94V-0 RATED BLACK NYLON 9T RoHS COMPLIANT ELECTRICALS: CURRENT RATING: 2 AMPS CONTACT RESISTANCE: 15 mOHMS MAX INSULTOR RESISTANCE: 1000 MOHMS MIN


    OCR Scan
    10/SFS04404 180-YYY-113RYY1 chn 547 chn 832 chn+547 CHN 927 PDF

    B238B

    Abstract: No abstract text available
    Text: 642-*B ?A0:7;7/@A>3 ?75;/9 >39/E 4JFVWTJU ^ 9eW ^c_f_]nlc] mnl_hanb /\_nq_h ]icf [h^ ]ihn[]nm0 ^ Tola_ qcnbmn[h^ pifn[a_ oj ni <666WBD2 g_nm GDD Q[ln <> [h^ U_f_]il^c[ ^ Nch4 ]l_j[a_ cm 84;gg /\_nq_h ]icf [h^ ]ihn[]n02 Nch4 ]f_[l[h]_ cm 846gg /\_nq_h ]icf [h^ ]ihn[]n0


    Original
    666WBD2 846gg 96gWED0 B238B PDF

    processor cross reference

    Abstract: DATASHEET OF DMA dma controller ADSP-21065 ADSP-21065L CHN 643 CHN 632 CHN 617 CHN 616 CHN 642
    Text:  '0$ Figure 6-0. Listing 6-0. Table 6-0. Table 6-0. Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The processor’s on-chip DMA controller relieves the core processor of moving data between internal memory and an external data source or


    Original
    ADSP-21065L ADSP-21065L processor cross reference DATASHEET OF DMA dma controller ADSP-21065 CHN 643 CHN 632 CHN 617 CHN 616 CHN 642 PDF

    CHN 642

    Abstract: No abstract text available
    Text: 642- ?A0:7;7/@A>3 ?75;/9 >39/D 4IEUVSIT _ Tola_ qcnbmn[h^ pifn[a_ oj ni 9<77WCE3 g_nm HEE Q[ln =? [h^ U_f_]il^c[ _ N_nm GO=7@<7 6 GO;877: _ TNU [h^ FKQ nsj_m [p[cf[\f_ _ Dc`ol][n_^ ]ihn[]nm _ Tchaf_ mc^_ mn[\f_ [h^ f[n]bcha nsj_ [p[cf[\f_ _ Ghpclihg_hn[f `lc_h^fs jli^o]n 0SiJT ]igjfc[hn1


    Original
    77WCE3 997WFE CHN 642 PDF

    GF 759

    Abstract: No abstract text available
    Text: 642- ?A0:7;7/@A>3 ?75;/9 >39/D 4IEUVSIT _ Tola_ qcnbmn[h^ pifn[a_ oj ni 9<77WCE3 g_nm HEE Q[ln =? [h^ U_f_]il^c[ _ N_nm GO=7@<7 6 GO;877: _ TNU [h^ FKQ nsj_m [p[cf[\f_ _ Dc`ol][n_^ ]ihn[]nm _ Tchaf_ mc^_ mn[\f_ [h^ f[n]bcha nsj_ [p[cf[\f_ _ Ghpclihg_hn[f `lc_h^fs jli^o]n 0SiJT ]igjfc[hn1


    Original
    77WCE3 997WFE GF 759 PDF

    8777N

    Abstract: No abstract text available
    Text: 642- ?A0:7;7/@A>3 ?75;/9 >39/D 4IEUVSIT _ Tola_ qcnbmn[h^ pifn[a_ oj ni 9<77WCE3 g_nm HEE Q[ln =? [h^ U_f_]il^c[ _ N_nm GO=7@<7 6 GO;877: _ TNU [h^ FKQ nsj_m [p[cf[\f_ _ Dc`ol][n_^ ]ihn[]nm _ Tchaf_ mc^_ mn[\f_ [h^ f[n]bcha nsj_ [p[cf[\f_ _ Ghpclihg_hn[f `lc_h^fs jli^o]n 0SiJT ]igjfc[hn1


    Original
    77WCE3 997WFE 8777N PDF

    CHN 648

    Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 CHN 648 chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631 PDF

    CHN 612 diode

    Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
    Text: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 CHN 612 diode CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535 PDF

    chn 924

    Abstract: chn 648 equivalent
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 TR54016, G-703, chn 924 chn 648 equivalent PDF

    chn 924

    Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 TR54016, G-703, chn 924 CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545 PDF

    CHN G4 141

    Abstract: No abstract text available
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    XRT86L38 XRT86L38 CHN G4 141 PDF

    Untitled

    Abstract: No abstract text available
    Text: 642- ?A0:7;7/@A>3 ?75;/9 >39/D 4IEUVSIT ^ Tola_ qcnbmn[h^ pifn[a_ oj ni 9<77WCE3 g_nm HEE Q[ln =? [h^ U_f_]il^c[ ^ N_nm GO=7@<7 6 GO;877: ^ TNU [h^ FKQ nsj_m [p[cf[\f_ ^ Dc`ol][n_^ ]ihn[]nm ^ Tchaf_ mc^_ mn[\f_ [h^ f[n]bcha nsj_ [p[cf[\f_ ^ Ghpclihg_hn[f `lc_h^fs jli^o]n 0SiJT ]igjfc[hn1


    Original
    77WCE3 997WFE PDF

    CHN G4 309

    Abstract: 40 serice free DMO 565 R CHN 932
    Text: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    XRT86L38 XRT86L38 CHN G4 309 40 serice free DMO 565 R CHN 932 PDF

    DMO 565 R

    Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
    Text: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    XRT86VL32 XRT86VL32 DMO 565 R chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00 PDF

    CHN 932

    Abstract: No abstract text available
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    XRT86L34 XRT86L34 CHN 932 PDF

    DMO 565 R

    Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    XRT86L34 XRT86L34 DMO 565 R CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB PDF

    DMO 565 R

    Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    XRT86L34 XRT86L34 DMO 565 R chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent PDF

    642-102

    Abstract: No abstract text available
    Text: ísPtgi-'-é-fr-tí-sfc ROHM CORPORATION « s a *» * # 5 t * t / T i 0 8 * * « B > # E S *I3 -1 4 -3 1 TE L 03 34 4 5-5 32 1 F A X (03)3443-7453 2150, C om m erce Drive, San Jose, C A 95131, U.S.A. TE L:(408)432-0500 TW X :910-33B -2116 FAX:{408)434-6444


    OCR Scan
    910-33B 642-102 PDF