ITE 8502
Abstract: MH1210 IT8502 hy5rs123235b ite8502 GMT780-1 OZ8118LN ISL6251 BCM5784 G682L09TT12U
Text: 1 2 3 4 5 6 7 AQ1 BLOCK DIAGRAM A 01 14.318MHz CPU THERMAL SENSOR CPU Penryn 8 CLOCK GEN ICS9LPR395 A 478P uPGA /35W FSB 667/800/1066 LVDS PCI-Express 16X NVDIA NB9P-GE2 R.G.B 969p HDMI NORTH BRIDGE DDRII-SODIMM1 DDRII CD0044AB HQE LCD CON CRT HDMI CON 800 MHz
|
Original
|
PDF
|
318MHz
ICS9LPR395
CD0044AB
R5C833
5784M)
IEEE1394
GPIO19
EC43--PAGE
EC44--PAGE
EC45--PAGE
ITE 8502
MH1210
IT8502
hy5rs123235b
ite8502
GMT780-1
OZ8118LN
ISL6251
BCM5784
G682L09TT12U
|
6s12
Abstract: 6S12a
Text: VZI-S9ZUIV/ZI.S9ZWV Am26S12 / Am 26Sl 2 A Quad Bus Transceivers DISTINCTIVE CHARACTERISTICS • • Quad high-speed bus transceivers Driver outputs can sink 100mA at 0.7V typically • Choice of receiver hysteresis characteristics GENERAL DESCRIPTION The A m 26S 12 / Am 26S 12A are high-speed quad Bus
|
OCR Scan
|
PDF
|
100mA
Am26S12/Am26S12A
RLB-50n
5395A/05396A
6s12
6S12a
|
LM 8002
Abstract: amz8000 Z8001 crystal OSCILATOR 4mhz Z8000 Z8002 AmZ8
Text: i Am8127 < AmZ8000 Clock Generator DISTINCTIVE CHARACTERISTICS Four TTL-level clocks G enerates synchronized TTL com patible clocks at 16MHz, 2M Hz and 1MHz to drive memory circuits and LSI peripheral devices. An additional TTL clock is synchronized with the CPU high-level clock for
|
OCR Scan
|
PDF
|
Am8127
AmZ8000
16MHz,
Am8127
03432C
WF002010
LM 8002
Z8001
crystal OSCILATOR 4mhz
Z8000
Z8002
AmZ8
|
AmZ8000
Abstract: CD0018
Text: Am8127 AmZ8000 Clock Generator DISTINCTIVE CHARACTERISTICS High-drlve high-level clock output Special output provides clock signal matched to re quirements of AmZBOOO* CPU 4MHz and some 6 MHz applications , MMU and DMA devices. Synchronized WAIT state and time-out controls
|
OCR Scan
|
PDF
|
Am8127
AmZ8000
16MHz,
Am8127
03432C
CD0018
|
4029n
Abstract: AMD 2903 bit slice am29203 AMD 29203 3825D am9316 sj55
Text: Am29203 Am29203 Four-Bit Bipolar Microprocessor Slice DISTINCTIVE CHARACTERISTICS B u ilt-in N o rm a liz a tio n L o g ic The m antissa and exponent o f a floating-point num b er can be developed using a single m icrocycle per shift. B u ilt-In P a rity G e n e ra tio n a n d S ign E x te n s io n
|
OCR Scan
|
PDF
|
Am29203
03594B
4029n
AMD 2903 bit slice
AMD 29203
3825D
am9316
sj55
|
Am2912
Abstract: No abstract text available
Text: Am 2912 Am2912 Quad Bus Transceiver DISTINCTIVE CHARACTERISTICS • Input to bus ¡s inverting • Quad high-speed open collector bus transceiver • Driver outputs can sink 100mA at 0.8V maximum • Bus compatible with Am2905, Am2906, Am2907 • Advanced Schottky processing
|
OCR Scan
|
PDF
|
Am2912
100mA
Am2905,
Am2906,
Am2907
Am2912
Z16ZUIV
TC001180
|
Untitled
Abstract: No abstract text available
Text: Am29803A Am29803A 16-Way Branch Control Unit DISTINCTIVE CHARACTERISTICS Four individual outputs for driving the four OR inputs on the Am2909A Microprogram Sequencer Provides maximum branch capability in a microprogram control unit using the Am2909 16 separate instructions - 2, 4, 8 or 16-way branch in
|
OCR Scan
|
PDF
|
Am29803A
16-Way
Am2909A
Am2909
3648A
|
AM2910APC
Abstract: AM2910A am290l
Text: Am2910A A m 2 9 1 0 A Microprogram Controller DISTINCTIVE CHARACTERISTICS Twelve Bits Wide Addresses up to 4096 words of microcode with one chip. All internal elements are a full 12 bits wide. Internal Loop Counter Pre-settable 12-bit down-counter for repeating instruc
|
OCR Scan
|
PDF
|
Am2910A
12-bit
exter25
04522B
WFR02990
Am2914
Am2918
Am2922
Am25LS377
AM2910APC
am290l
|
A2ND
Abstract: AM29116 cjey Amdasm
Text: 9U6ZUJV Am29116 A High-Performance rmance 16-Bit Bipolar Microprocessor Mi PRELIMINARY DISTINCTIVE CHARACTERISTICS Powerful Field Insertion/Extraction and Bit Ma nipulation Instructions Rotate and Merge, Rotate and Compare and bit manipulation instructions provided for complex bit
|
OCR Scan
|
PDF
|
Am29116
16-Bit
100ns
time/10MHz
32-Work3)
02112C
A2ND
cjey
Amdasm
|
AM2968
Abstract: cx3j
Text: 896ZUIV Am2968 Dynamic Memory Controller DMC PRELIMINARY DISTINCTIVE CHARACTERISTICS • • • Provides control for 16K, 64K , and 256K dynam ic RAM s Outputs directly drive up to 88 DRAM s, with a guaran teed w orst-case limit on the undershoot Highest-order two address bits select one of four banks
|
OCR Scan
|
PDF
|
896ZUIV
Am2960
Am2969
Am2970
Am2968
48-pin
Am2968
500pF
250pF,
10OpF
cx3j
|
AM26S10
Abstract: No abstract text available
Text: Am26S10/Am26S11 Am26SlO/Am26S11 Quad Bus Transceivers DISTINCTIVE CHARACTERISTICS Input to bus is inverting on Am26S10 Input to bus is non-inverting on Am26S11 Quad high-speed open collector bus transceivers Driver outputs can sink 100mA at 0.8V maximum •
|
OCR Scan
|
PDF
|
Am26S10/Am26S11
Am26SlO/Am26S11
Am26S10
Am26S11
100mA
Am2905,
Am2906,
Am2907
|
Untitled
Abstract: No abstract text available
Text: 616ZWV Am 2919 Quad Register with Dual Three-State Outputs DISTINCTIVE CHARACTERISTICS • • • • Four D-type flip-flops Two sets of three-state outputs Polarity control on one set of outputs Buffered common clock enable Buffered common asynchronous clear
|
OCR Scan
|
PDF
|
616ZWV
Am2919
03587B
|
B0283
Abstract: No abstract text available
Text: Am26S10/Am26Sl1 Quad Bus Transceivers DISTINCTIVE CHARACTERISTICS • • • • Input to bus is inverting on Am26S10 Input to bus is non-inverting on Am26S11 Quad high-speed open collector bus transceivers Driver outputs can sink 100mA at 0.8V maximum Bus compatible with Am2905, Am2906, Am2907
|
OCR Scan
|
PDF
|
Am26S10/Am26Sl1
Am26S10
Am26S11
100mA
Am2905,
Am2906,
Am2907
B0283
|
amd AM2 PIN LAYOUT
Abstract: No abstract text available
Text: Am2924 Am2924 Three-Line to Eight-Line Decoder/Demultiplexer DISTINCTIVE CHARACTERISTICS • Advanced Schottky technology • Inverting and non-inverting enable inputs GENERAL DESCRIPTION The Am2924 is a 3-line to 8-line decoder/demultiplexer fabricated using advanced Schottky technology- The de
|
OCR Scan
|
PDF
|
Am2924
Am2924
BD002360
03602B
amd AM2 PIN LAYOUT
|
|
AM27S35A DRAWING
Abstract: BDR02321
Text: Am29C10A C M O S Microprogram Controller > i DISTINCTIVE CHARACTERISTICS M CO Four address sources Microprogram address may be selected from micropro gram counter, branch address bus, 9-level PUSH/POP stack, or internal holding register. Sixteen powerful microinstructions
|
OCR Scan
|
PDF
|
Am29C10A
Am2910A
20-MHz
Am29C10A-1
12-bit
6824A
06752B
AM27S35A DRAWING
BDR02321
|
carrier ahu
Abstract: Am2900 Z8000 cd004650 amd AM2 PIN LAYOUT
Text: Eight-Bit Bidirectional I /O Ports with H andshake DISTINCTIVE CHARACTERISTICS • • • Eight-Bit, Bidirectional I/O Port w ith H andshakeTw o eight-bit, back-to-back registers store data moving in both directions between tw o bidirectional busses. Register Full/Em pty FlagsOn-chip flag flip-flops provide data transfer handshaking
|
OCR Scan
|
PDF
|
Am2950-50A/Am2951-51A
Am2950A
Am2951A
Am2950
Am2951.
Am2951,
Am2900
Am2951
carrier ahu
Z8000
cd004650
amd AM2 PIN LAYOUT
|
Untitled
Abstract: No abstract text available
Text: ' O Ir v i i Am7911 5 ? FSK M O D EM W O R LD -C H IP < y u * l 0 0 0 0 8 0 0 i DISTINCTIVE CHARACTERISTICS to Complete FSK MODEM in a 28-pin package — just add line interface Compatible with Bell 103/113/108, Bell 202, CCITT V.21, CCITT V.23 specifications
|
OCR Scan
|
PDF
|
Am7911
28-pin
RS-232/CCITT
Am7910
4811A)
AS-233
AF003770
AF003780
CD-028
|
yx 801
Abstract: yx 801 led yx 801 ic AM2904 SI03L EZ 708 EZ 308 msr 206 pinout basic block diagram of bit slice processors 29203
Text: Am 2904 X C Status and Shift Control Unit > 3 lv> DISTINCTIVE CHARACTERISTICS <0 R ep laces m ost MSI used aro und any ALU - Including th e Am 2901, Am 2903A, A m 29203 and MSI ALUs. G e n e ra tes C arry-in to th e ALU - Carry signal is selectable from 7 diffe re nt sources.
|
OCR Scan
|
PDF
|
Am2904
Am2901,
Am2903A
Am29203
AIS-WCP-8M-01/87-0
yx 801
yx 801 led
yx 801 ic
AM2904
SI03L
EZ 708
EZ 308
msr 206 pinout
basic block diagram of bit slice processors
29203
|
2901c
Abstract: amd 2901 alu D-40 i5 instruction CD004110 am2902
Text: 3L06ZUJV/aL06ZUJV A m 2 9 0 1 B /A m 2 9 0 lC Four-Bit Bipolar Microprocessor Slice DISTINCTIVE CHARACTERISTICS L e ft/rig h t shift independent of ALU Add and shift operations take only one cycle. Four status flags Carry, overflow, zero, and negative. Flexible data source selection ALU data is selected from five source ports fo r a total of
|
OCR Scan
|
PDF
|
Am2901B/Am290
Am2901s
Am2901
Am2900
01G56B
2901c
amd 2901 alu
D-40
i5 instruction
CD004110
am2902
|
Am2903A
Abstract: AM2925 AM2925A CD3024 H-17 programmable pipeline microcode memory AM27S27 AM2910A
Text: Am2925A Advanced Micro Devices Clock Generator and Microcycle Length Controller DISTINCTIVE CHARACTERISTICS Crystal controlled oscillator - Stable operation from 1-50 MHz TTL controlled oscillator - Stable operation from 1-60 MHz Four microcode controlled clock outputs
|
OCR Scan
|
PDF
|
Am2925A
24-pln
OP002180
Am2903A
AM2925
CD3024
H-17
programmable pipeline microcode memory
AM27S27
AM2910A
|
AM2950
Abstract: carrier ahu Z8000 Am2950-50A
Text: Eight-Bit Bidirectional I /O Ports with H andshake DISTINCTIVE CHARACTERISTICS • Eight-Bit, Bidirectional I/O Port with Handshake- Separate Clock, Clock Enable and Three-State Out put Enable for Each Register. Separate, Edge-Sensitive Clear Control for Each
|
OCR Scan
|
PDF
|
Am2950-50A/Am2951-51A
Am2950A
Am2951A
Am2950
Am2951.
Am2951,
Am2900
Am2951
carrier ahu
Z8000
Am2950-50A
|
Untitled
Abstract: No abstract text available
Text: 81S16ZWV Am29LSl8 Quad D Register with Standard and Three-State Outputs DISTINCTIVE CHARACTERISTICS • • Four three-state outputs Four D-type flip-flops Low-power Schottky version of the popular Am2918 Four standard totem-pole outputs GENERAL DESCRIPTION
|
OCR Scan
|
PDF
|
Am29LSl8
Am2918
Am29LS18
3623A
|
D-20
Abstract: D-24-Pin AM2952
Text: Eight-Bit Bidirectional I / O Ports with H andshake DISTINCTIVE CHARACTERISTICS E ig h t - B it , B id ir e c t io n a l I / O P o r t Two eight-bit, back-to-back registers store data moving in both directions between tw o bidirectional busses. S eparate Clock, Clock Enable and Th ree-State O ut
|
OCR Scan
|
PDF
|
Am2952-52A/Am2953-53A
Am2952
Am2953
24-pin
Am2952A
Am2953A
Am2953.
Am2953,
D-20
D-24-Pin
|
D-20
Abstract: AM25LS2519
Text: 616ZWV Am2919 Q uad R egister with Dual T h re e -S ta te Outputs DISTINCTIVE CHARACTERISTICS • • • • Buffered common asynchronous clear Separate buffered common output enable for each set of outputs Four D-type flip-flops Two sets of three-state outputs
|
OCR Scan
|
PDF
|
Am2919
Am2919
03597B
D-20
AM25LS2519
|