300C
Abstract: MHW1254LC MHW1304LC CT626
Text: MOTOROLA SEMICONDUCTOR ● TECHNICAL Order this document by MHW1254LC/D DATA The RF Line MHWI 254LC MHW1304LC Low Distortim WWfe!aami Reverse AmpWfEerModules Designed specifically for brQ&dkKMId applications requiring ktw distortion characteristics. Specifiedfrmuae as return amplifiers for low–split 2–way cable
|
Original
|
MHW1254LC/D
254LC
MHW1304LC
-S315
2PHXS49750-O
300C
MHW1254LC
MHW1304LC
CT626
|
PDF
|
Untitled
Abstract: No abstract text available
Text: BU ^BRQ W N QPA606 A V A IL A B L E IN D IE F O R M Wide-Bandwidth O PERATIO NAL AM PLIFIER FEATURES APPLICATIONS • WIDE BANDWIDTH. 13MHz typ • OPTOELECTRONICS • HIGH SLEW RATE. 3SV/^sec typ • DATA ACQUISITION • LOW BIAS CURRENT. lOpA max at TA = +25° C
|
OCR Scan
|
QPA606
13MHz
500//V
10kHz
LF156A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AD515 - BRQ NA ^ j " W SË AD515 B U R R FEATURES APPLICATIONS • ULTRA-LOW BIAS CURRENT: 0.075pA max • pH SENSORS • LOW POWER: 1.5mA max • INTEGRATORS • LOW OFFSET: Im V max • TEST EQUIPMENT • LOW DRIFT: 15/jV /°C max • ELECTRO-OPTICS • LOW COST
|
OCR Scan
|
AD515
075pA
15/jV
|
PDF
|
QSOP RQ-16
Abstract: INA 701
Text: Dual, High Speed ECL Comparators ADCMP563/ADCMP564 FUNCTIONAL BLOCK DIAGRAM FEATURES HYS* NONINVERTING INPUT INVERTING INPUT QA 1 16 15 GND 3 LEA 4 LEA 5 VEE 6 –INA 7 +INA 8 14 ADCMP563 BRQ TOP VIEW Not to Scale 13 12 11 10 9 A differential input stage permits consistent propagation delay
|
Original
|
ADCMP563/ADCMP564
ADCMP563/
ADCMP564
ADCMP564
ADCMP563BRQZ
ADCMP563BCPZ-R2
ADCMP563BCPZ-RL7
ADCMP563BCPZ-WP
EVAL-ADCMP563BRQZ
ADCMP564BRQZ
QSOP RQ-16
INA 701
|
PDF
|
brq ti
Abstract: No abstract text available
Text: DRAWING No.: BH -57Xfi22 Information Sheet/ SHEET 2 OF 2 I IF IN 0QU8T - ASK I C I NOT TO SCALE -3.00 DIM 'B'- I THIRD ANGLE PROJECTION I A LL OtffeNSIONS IN mm SPECIFICATIONS: MATERIALS: MOULDING - 15% G LA S S -F IL Lg E T PBT, U L94V -0, NATURAL CONTACTS - PHOSPHOR BRQ
|
OCR Scan
|
-57Xfi22
-55-C
BH-57X1122
brq ti
|
PDF
|
brq ti
Abstract: No abstract text available
Text: CXP80316 SONY» CMOS 8-bit Single Chip Microcomputer Description The CXP80316 is a CMOS 8-bit single chip micro computer featuring on-chip integration of serial inter face, timer/counter, 16-bit capture timer/counter, time base timer, and vector interruption circuit,
|
OCR Scan
|
CXP80316
CXP80316
16-bit
64pin
-16-bit
1P064-P-0750-A
brq ti
|
PDF
|
Zr34161
Abstract: ZR3416 zoran zr
Text: ZîüiRAN _ ZR34161 16-BIT VECTOR SIGNAL PROCESSOR FEATURES • High-perform ance 16-bit digital signal processor ■ Program mable wait state for accessing slow memory ■ 66ns internal cycle tim e provides 45 MOPS ■ Simple interface to a variety of hosts
|
OCR Scan
|
ZR34161
16-BIT
300mW)
48-pin
52-pin
S34161
Zr34161
ZR3416
zoran zr
|
PDF
|
Sony SPC700
Abstract: CSA8.00MT CXP80316 transistor AA P07 P-QFP64-14X20-1 a6p87 p8606 sony spc700 "instruction set" CXP80300 SPC700
Text: CXP80316 SONY» CMOS 8-bit Single Chip Microcomputer_ | For the availability of this product, please contact the sales office| D e s crip tio n The CXP80316 is a CMOS 8-bit single chip micro computer featuring on-chip integration of serial inter
|
OCR Scan
|
CXP80316
CXP80316
16-bit
50CKAGE
64PIN
P-QFP64-14x20-1
42/COPPER
Sony SPC700
CSA8.00MT
transistor AA P07
a6p87
p8606
sony spc700 "instruction set"
CXP80300
SPC700
|
PDF
|
5 pin reset ic ARB
Abstract: 5 pin ic ARB ibm hardware mca
Text: T /zx.^ MCA 1200 • C Micro Channel* Bus Controller and Local Arbiter September 1988_ Distinctive Features_ Applications_ • Includes logic, high current drivers and buffers for master to Micro Channel* interface in slim 24 pin CMOS DIP
|
OCR Scan
|
|
PDF
|
transistor t342
Abstract: W68A T400 clock tlku AC1O f AC10 C1995 DS3875 DS3884A DS3885
Text: March 1994 DS3875 Futurebus a Arbitration Controller MIL-STD-883 General Description For a complete description of operation please refer to the commercial datasheet The DS3875 Futurebus a Arbitration Controller is a member of National Semiconductor’s Futurebus a chip set designed
|
Original
|
DS3875
MIL-STD-883
DS3885
DS3884A
transistor t342
W68A
T400 clock
tlku
AC1O f
AC10
C1995
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LG Semicon 4. ELECTRICAL CHARACTERISTICS 4.1. ABOULUTE MAXIMUM RATINGS Parameter Supply Voltage Input Voltage Storage Temperature Symbol Unit Vdd V -0.3 - 7.0 Vi V -0.3 - Vdd+0.3 Tstg °c -4 0 - 125 Ratings 4.2. RECOMMENDED OPERATING CONDITIONS Parameter Symbol
|
OCR Scan
|
02Vdd^
GMS81508/16
A0-A15
|
PDF
|
MES 60 BZ
Abstract: cn/A/U 237 BG
Text: r, i S e m i c o n d u c t o r November 1995 DS3875 Futurebus+ Arbitration Controller General Description The DS3875 Futurebus+ Arbitration Controller is a member of National Semiconductor’s Futurebus+ chip set designed specifically for the IEEE 896.1 Futurebus+ standard. The
|
OCR Scan
|
DS3875
DS3885
DS3884A
D074b53
MES 60 BZ
cn/A/U 237 BG
|
PDF
|
325 datasheet related to power supply
Abstract: schematic usb to lan cable adapter BRQ microcontroller MB2198-10 MB91360 PGA401P PGA-401P mkdsn
Text: FUJITSU SEMICONDUCTOR SUPPORT SYSTEM SS01-71053-1E DSU-FR EMULATOR LEVEL SHIFTER BOARD for MB2197-120 MB2197-92 OPERATION MANUAL PREFACE Thank you for purchasing the DSU-FR emulator level shifter board for MB2197-120 model number: MB2197-92 . The MB2197-92 is a development support tool to be used in combination with the PGA-401P adpter
|
Original
|
SS01-71053-1E
MB2197-120
MB2197-92
MB2197-92)
MB2197-92
PGA-401P
MB91360
MB2197-120)
MB2197-127-3V3)
325 datasheet related to power supply
schematic usb to lan cable adapter
BRQ microcontroller
MB2198-10
MB91360
PGA401P
mkdsn
|
PDF
|
L0747
Abstract: BRQ TI 7C l0147 ac1ta 70324 107476 Futurebus 1203 6d DS3805 tl 0741
Text: DS3875 £3 National J y f l S e m ic o n d u c to r DS3875 Futurebus+ Arbitration Controller General Description The DS3875 Futurebus+ Arbitration Controller is a member of National Semiconductor's Futurebus + chip set designed specifically for the IEEE 896.1 Futurebus+ standard. The
|
OCR Scan
|
DS3875
DS3885
DS3884
tl/h/10747â
L0747
BRQ TI 7C
l0147
ac1ta
70324
107476
Futurebus
1203 6d
DS3805
tl 0741
|
PDF
|
|
|
ISO3309 hdlc
Abstract: MV6001
Text: MV6001 ADVANCE INFORMATION DS3138-2.1 MV6001 HDLC/DMA CONTROLLER The MV6001 is a combined HDLC transceiver and DMA controller capable of providing serial communications at rates up to 128K bits/second, and handling direct memory access clock rates up to 8MHz.
|
Original
|
MV6001
DS3138-2
MV6001
ECMA40
ISO3309,
FIPS71de
ISO3309 hdlc
|
PDF
|
BRQ microcontroller
Abstract: MB91460 PM01 MB91467C MB91465X
Text: Fujitsu Microelectronics Europe Application Note MCU-AN-300059-E-V11 FR FAMILY 32-BIT MICROCONTROLLER MB91460 DIRECT MEMORY ACCESS APPLICATION NOTE DIRECT MEMORY ACCESS Revision History Revision History Date 2008-04-22 2009-06-29 Issue First Version; MPi V1.1; MSt
|
Original
|
MCU-AN-300059-E-V11
32-BIT
MB91460
BRQ microcontroller
MB91460
PM01
MB91467C
MB91465X
|
PDF
|
X366
Abstract: ISO-3309
Text: THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS MV6001 ADVANCE INFORMATION DS3138-2.1 MV6001 HDLC/DMA CONTROLLER The MV6001 is a combined HDLC transceiver and DMA controller capable of providing serial communications at rates
|
Original
|
MV6001
DS3138-2
MV6001
A10/D2
X366
ISO-3309
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 7220513 1SE D APLESSEY W S e m ic o n d u c to rs . 000=1124 6 P L Ê SS EY S EM IC ON D UC TOR S PRELIMINARY INFORMATION MV6001 HDLC/DMA CONTROLLER The MV6001 is a combined HDLC transceiver and DMA controller capable of providing serial communications at
|
OCR Scan
|
MV6001
MV6001
ECMA40
IS03309,
FIPS71)
|
PDF
|
AN2019
Abstract: psoc projects
Text: Cypress MicroSystems Application Note AN2019 Sleep Operation By: Bert Sullam Associated Project: Yes an2019_5V, an2019_3V Associated Part Family: CY8C25xxx, CY8C26xxx Summary Sleep functionality allows applications to achieve very low average power consumption. This Application
|
Original
|
AN2019
an2019
CY8C25xxx,
CY8C26xxx
psoc projects
|
PDF
|
ISO3309 hdlc
Abstract: ISO3309 MV6001
Text: Obsolescence Notice This product is obsolete. This information is available for your convenience only. For more information on Zarlink’s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/ MV6001 ADVANCE INFORMATION
|
Original
|
MV6001
DS3138-2
MV6001
ISO3309 hdlc
ISO3309
|
PDF
|
RSN 312 H 24
Abstract: RDIN15 pir 312 UT69RISC BRQ microcontroller RSN 312 H 42
Text: Semicustom Products UT69RISC Microprocessor Core Data Sheet October, 1998 q Harvard architecture - q 8-bit software controlled output discrete bus 64K data space 1M instruction space q Register-oriented architecture has 21 user-accessible registers - 16-bit or 32-bit register configurations
|
Original
|
UT69RISC
16-bit
32-bit
RSN 312 H 24
RDIN15
pir 312
BRQ microcontroller
RSN 312 H 42
|
PDF
|
ISO3309
Abstract: MV6001
Text: THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS MV6001 ADVANCE INFORMATION DS3138-2.1 MV6001 HDLC/DMA CONTROLLER The MV6001 is a combined HDLC transceiver and DMA controller capable of providing serial communications at rates
|
Original
|
MV6001
DS3138-2
MV6001
ISO3309
|
PDF
|
Untitled
Abstract: No abstract text available
Text: THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS MV6001 ADVANCE INFORMATION DS3138-2.1 MV6001 HDLC/DMA CONTROLLER The MV6001 is a combined HDLC transceiver and DMA controller capable of providing serial communications at rates
|
Original
|
MV6001
DS3138-2
MV6001
A10/D2
|
PDF
|
brq ti
Abstract: BRQ TI 78
Text: DS3875 DS3875 Futurebus+ Arbitration Controller MIL-STD-883 Literature Number: SNOS716 March 1994 DS3875 Futurebus a Arbitration Controller MIL-STD-883 General Description For a complete description of operation please refer to the commercial datasheet
|
Original
|
DS3875
DS3875
MIL-STD-883
SNOS716
brq ti
BRQ TI 78
|
PDF
|
