movinand emmc
Abstract: samsung emmc lpddr2 moviNAND samsung eMMC 5.0 eMMC samsung emmc tlc samsung* lpddr2* pop package samsung lpddr2 SAMSUNG CL10
Text: When Less Is More: Bigger & Faster Memory in Shrinking Packages for the Mobile Market Kathy Choe Thomas, Flash Product Mktg Samsung Semiconductor, Inc. Living in the Connected World Like it or Not, We Are Connected Anytime, Anywhere Cloud Services Bio Mobile
|
Original
|
PDF
|
|
CL-GD5480
Abstract: intel 945 crb alpine md53 intel 845 crb schematics 945 MOTHERBOARD CIRCUIT diagram 945 crb INTEL 945 crb schematics vesa GD5480 pitch 0.4 QFP 256p
Text: CL-GD5480 Advance Data Book FEATURES 64-Bit SGRAM GUI Accelerator • 64-bit high-bandwidth synchronous DRAM interface — 800 Mbytes/sec. peak memory bandwidth — Supports modes up to 1600 x 1200, 64K colors at 60 Hz and 1280 × 1024, 16.8M colors at 75 Hz
|
Original
|
PDF
|
CL-GD5480
64-bit
CL-GD5480
intel 945 crb
alpine md53
intel 845 crb schematics
945 MOTHERBOARD CIRCUIT diagram
945 crb
INTEL 945 crb schematics
vesa
GD5480
pitch 0.4 QFP 256p
|
CL-GD5446 Technical Reference Manual
Abstract: Cirrus Logic GD5446 CL-PX4072 CL-GD5446 GD5446 alpine md53 gpd12 1995 planar YUV PC BIOS Source code vesa local bus design
Text: CL-GD5446 Preliminary Data Book FEATURES 64-bit VisualMedia Accelerator • High-throughput PCI bus interface optimized for video playback — Large write buffer allows sustained zero-wait-state bursts — Independent memory apertures for BitBLT and CPU/video
|
Original
|
PDF
|
CL-GD5446
64-bit
64-bit
Packed-24
CL-GD5446 Technical Reference Manual
Cirrus Logic GD5446
CL-PX4072
CL-GD5446
GD5446
alpine md53
gpd12
1995 planar YUV
PC BIOS Source code
vesa local bus design
|
Uint16
Abstract: MSC8156 RapidIO MSC815x intrinsics LIST AND EXPLAIN VARIOUS DESIGN CONSIDERATION HAL MSC8101 MSC8122 MSC8144 MSC8144E
Text: SmartDSP Operating System User Guide Revised: 28 June 2010 Freescale, the Freescale logo, CodeWarrior, PowerQUICC, and StarCore are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Processor Expert, QorIQ, and QUICC Engine are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
|
Original
|
PDF
|
|
ALL TYPE IC DATA AND manual substitution BOOK
Abstract: c2xx motorola e1000 SPRU137 SPRU220 E9999 TMS320C2XX C Language Tools E0600 TMS320C27 W1000
Text: TMS320C27xx Translation Assistant User’s Guide Literature Number: SPRU278 March 1998 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
PDF
|
TMS320C27xx
SPRU278
ALL TYPE IC DATA AND manual substitution BOOK
c2xx
motorola e1000
SPRU137
SPRU220
E9999
TMS320C2XX C Language Tools
E0600
TMS320C27
W1000
|
F495
Abstract: C548 c548 transistor transistor c548 spra571 c548, transistor C548 EUROPE C548 b SPRU288 transistor F495
Text: Application Report SPRA571 Bootloading the TMS320C548 Using the BSP in Standard Mode Philip M. Jones II Digital Signal Processing Solutions Abstract This document describes how to create a boot package and bootload one Texas Instruments TI TMS320C548 digital signal processor (DSP) with another TMS320C54x DSP.
|
Original
|
PDF
|
SPRA571
TMS320C548
TMS320C54x
F495
C548
c548 transistor
transistor c548
spra571
c548, transistor
C548 EUROPE
C548 b
SPRU288
transistor F495
|
1000fps
Abstract: TDI ccd sensor tdi ccd 512 CCD160-250-SFT Sarnoff TDI CCD ccd sensor back illuminated 160-250-SFT high speed CCD sensor sarnoff ccd
Text: CCD160-250-SFT 2048 x 256 High-Performance CCD Sensor Text Text TExt sensor For unparalleled performance, the high speed, high sensitivity CCD 160-250-SFT generates clear images in real time. The Sarnoff CCD 160-256-SFT imager is a back-illuminated CCD array
|
Original
|
PDF
|
160-250-SFT
160-256-SFT
1000fps
2048x256
1000fps
TDI ccd sensor
tdi ccd 512
CCD160-250-SFT
Sarnoff
TDI CCD
ccd sensor back illuminated
high speed CCD sensor
sarnoff ccd
|
TMS320
Abstract: TMS32020 TMS320C25 TMS320C25-50 TMS320E25 tms3220 TMS320C2X
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
TMS320C25)
32-Bit
16-Bit
68-Pin
TMS32020
TMS320C25
TMS320C25-50
TMS320E25
tms3220
TMS320C2X
|
uart General Instrument
Abstract: software uart bio data uart with bit parity C5000 C5402 C541 C5410 TMS320 TMS320F240
Text: Application Report SPRA555 Implementation of a Software UART on TMS320C54x Using General-Purpose I/O Pins Adrienne Prahler Jaffe C5000 Applications Abstract Asynchronous communication between a digital signal processor DSP and another device is a common system requirement. This application report discusses a software implementation of a
|
Original
|
PDF
|
SPRA555
TMS320C54x
C5000
TMS320C54x
uart General Instrument
software uart
bio data
uart with bit parity
C5402
C541
C5410
TMS320
TMS320F240
|
TMS320c25
Abstract: tms3220 TMS320 TMS32020 TMS320C25-50 TMS320E25
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
TMS320C25)
32-Bit
16-Bit
68-Pin
TMS320c25
tms3220
TMS32020
TMS320C25-50
TMS320E25
|
k126
Abstract: tms320 solder reflow
Text: TMS320 SECOND GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 68-Pin GB Package† Top View 80-ns Instruction Cycle Time 544 Words of On-Chip Data RAM 1 2 3 4 5 6 7 8 9 10 11 4K Words of On-Chip Secure Program EPROM (TMS320E25)
|
Original
|
PDF
|
TMS320
SPRS010B
80-ns
TMS320E25)
TMS320C25)
32-Bit
16-Bit
68-Pin
68-t/clocks
k126
tms320 solder reflow
|
Untitled
Abstract: No abstract text available
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
80-ns
TMS320E25)
TMS320C25)
32-Bit
16-Bit
68-Pin
|
TMS320C25 starter
Abstract: SPRA100 13ADDRESS SPRU093
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
80-ns
TMS320E25)
TMS320C25)
32-Bit
16-Bit
68-Pin
PLC66
TMS320C25 starter
SPRA100
13ADDRESS
SPRU093
|
TMS320C25-50
Abstract: TMS320E25 TMS320 TMS32020 TMS320C25 68tO
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
TMS320C25)
32-Bit
16-Bit
68-Pin
TMS320C25-50
TMS320E25
TMS32020
TMS320C25
68tO
|
|
|
Untitled
Abstract: No abstract text available
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
TMS320C25)
32-Bit
16-Bit
68-Pin
|
19E53
Abstract: TMS320 TMS32020 TMS320C25 TMS320C25-50 TMS320E25 TMS320C2x automotive
Text: TMS320 SECOND GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 68-Pin GB Package† Top View 80-ns Instruction Cycle Time 544 Words of On-Chip Data RAM 1 2 3 4 5 6 7 8 9 10 11 4K Words of On-Chip Secure Program EPROM (TMS320E25)
|
Original
|
PDF
|
TMS320
SPRS010B
68-Pin
80-ns
TMS320E25)
TMS320C25)
32-Bit
16-Bit
68-to-om
19E53
TMS32020
TMS320C25
TMS320C25-50
TMS320E25
TMS320C2x automotive
|
OP-AR16
Abstract: No abstract text available
Text: TMS320 SECOND GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 68-Pin GB Package† Top View 80-ns Instruction Cycle Time 544 Words of On-Chip Data RAM 1 2 3 4 5 6 7 8 9 10 11 4K Words of On-Chip Secure Program EPROM (TMS320E25)
|
Original
|
PDF
|
TMS320
SPRS010B
80-ns
TMS320E25)
TMS320C25)
32-Bit
16-Bit
68-Pin
68-t/clocks
OP-AR16
|
Untitled
Abstract: No abstract text available
Text: TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS SPRS010B — MAY 1987 — REVISED NOVEMBER 1990 • • • • • • • • A 4K Words of On-Chip Program ROM TMS320C25 C B D E 128K Words of Data/Program Space F 32-Bit ALU/Accumulator G 16 x 16-Bit Multiplier With a 32-Bit Product
|
Original
|
PDF
|
TMS320
SPRS010B
80-ns
TMS320E25)
TMS320C25)
32-Bit
16-Bit
68-Pin
|
GP014
Abstract: alpine md53 GP011 945 crb 945 MOTHERBOARD CIRCUIT diagram alpine Full Speed B108A cga to vga converter P11B CL-GD5446
Text: CL-GD5446 'CIRRUS LOGIC Prelim inary D ata Book FEATURES • High-throughput PCI bus interface optimized for video playback — Large write buffer allows sustained zero-wait-state bursts — Independent memory apertures for BitBLT and CPU/video allow concurrent operations for optimized video playback
|
OCR Scan
|
PDF
|
CL-GD5446
64-bit
Packed-24
GD5446
GP014
alpine md53
GP011
945 crb
945 MOTHERBOARD CIRCUIT diagram
alpine Full Speed
B108A
cga to vga converter
P11B
CL-GD5446
|
DSP3207
Abstract: 0x60000008 0x60000020 0x60000034 t7525 0x0000F00 ushort24 0x60000010 DSP3210 0x60000030
Text: AT&T Data Sheet January 1994 Microelectronics AT&T DSP3207 Digital Signal Processor The Solution for Concurrent Telephony and Audio for PCs : X, 5 Features and Benefits Feature 66 MHz 60 ns and 55 MHz (72 ns) operation @ 5 V (also available for 3.3 V operation).
|
OCR Scan
|
PDF
|
DSP3207
32-bit,
680x0
80x86
0DS002b
132-Pin
0x60000008
0x60000020
0x60000034
t7525
0x0000F00
ushort24
0x60000010
DSP3210
0x60000030
|
Untitled
Abstract: No abstract text available
Text: f^ A T bT Microelectronics Data Sheet October 1993 AT&T DSP3207 Digital Signal Processor The Solution for Concurrent Telephony and Audio for PCs Features and Benefits Feature 66 M Hz 60 ns and 55 MHz (72 ns) operation @ 5 V (also available for 3.3 V operation).
|
OCR Scan
|
PDF
|
DSP3207
32-bit,
680x0
80x86
gati1-1700
DS93-018DSP
|
Untitled
Abstract: No abstract text available
Text: GSP600 Integrated Circuit Systems, Inc. VGA/PAL Video G enlock Processor with Overlay Overview Features T h e G S P 60 0allo w s the text an d graphic images o f V G A and Sup er V G A con trolle rs to be displayed on sta n d ard P A L televisions o r r e c o r d e d on a V C R .
|
OCR Scan
|
PDF
|
GSP600
SP600
GSP600
GSP600?
|
SMJ320E15
Abstract: SMJ27C64
Text: SMJ320 FIRST-GENERATION DIGITAL SIGNAL PROCESSORS SMJ32QC10, SMJ320C15 JD PACKAGE TOP VIEW • 160/200-ns Instruction Cycle • 144/256-Word On-Chip Data RAM • 1.5K/4K-Word On-Chip Program ROM • 4K-Word On-Chip Program EPROM (SMJ320E15) • EPROM Code Protection for
|
OCR Scan
|
PDF
|
SMJ320
160/200-ns
144/256-Word
SMJ320E15)
32-Bit
16-Bit
50-Mbps
SMJ320E15
SMJ27C64
|
DSP3210
Abstract: PC 845 MOTHERBOARD SERVICE MANUAL dd1277d dd127 DSP3210 application B33i dsp32c PC MOTHERBOARD intel 845 circuit diagram DSP3207 BI04-BI07
Text: AT&T Data Sheet January 1994 Microelectronics AT&T DSP3207 Digital Signal Processor The Solution for Concurrent Telephony and Audio for PCs ; V '• •* ;’V- t " /-S f, ì . f i Features and Benefits Feature 66 MHz 60 ns and 55 MHz (72 ns) operation @ 5 V
|
OCR Scan
|
PDF
|
DSP3207
32-bit,
680x0
80x86
132-Pin
DSP3210
PC 845 MOTHERBOARD SERVICE MANUAL
dd1277d
dd127
DSP3210 application
B33i
dsp32c
PC MOTHERBOARD intel 845 circuit diagram
BI04-BI07
|