Untitled
Abstract: No abstract text available
Text: bB4TflES G D 5 M M H M 37fl • t l l T l MITSUBISHI LSIs M5M52B88AJ- 6 ,-8,-10 262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM DESCRIPTION The M5M52B88A is a family of 32768-word by 8-bit static PIN CONFIGURATION (TOP VIEW) RAMs, fabricated with the high-performance BiCMOS process
|
OCR Scan
|
M5M52B88AJ-
262144-BIT
32768-WORD
M5M52B88A
M5M52B88AJ-6)
M5M52B88AJ-8.
M5M52B88AJ-10.
450mW
M5M52B88A-8
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI SOUND PROCESSOR - • SR S C » everything else is only stereo” SO' M62455P/FP SRS 3D SOUND PROCESSOR Simplified SRS 3D Sound Processor C PACKAGE OUTLINE OUTLINE J M62455FP is an SRS 3D sound processor for PC, TV and audio equipment. This 1C has only simplified SRS circuit and
|
OCR Scan
|
M62455P/FP
M62455FP
14-pin
14Pin
25pVrms
M5M4V4260J
4194304-BIT
262144-WORD
16-BIT)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LSlS DCi iwuNAfW * 80 M5M418160CJ,TP-5,-6,-7, -5S,-6S,-7S FAST PAGE M O DE 16777216-B IT 1 Û 48576-W O RD B Y 16-B IT DYNAM IC RAM DESCRIPTION This is a fam ily of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal
|
OCR Scan
|
M5M418160CJ
16777216-B
8576-W
1048576-word
16-bit
16777216-BIT
16-BIT)
DQ1-DQ16
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MT8920B ST-BUS Parallel Access Circuit CMOS ST-BUS" FAMILY MITEL* 9161-002-141-NA ISSUE 4 August 1993 Features • High speed parallel access to the serial ST-BUS Ordering Information • Parallel bus optimized for 68000 nP mode 1 MT8920BE 28 Pin Plastic DIP
|
OCR Scan
|
MT8920B
9161-002-141-NA
MT8920BE
MT8920BC
MT8920BP
b24T37G
24T37G
|
PDF
|
ST-0121
Abstract: ssc-32 cross D6t IF241 16.384MHZ sfe 5,5 ma sfe 5,5 mb MT90826 MT90826AG MT90826AL
Text: MT90826 H ITIA!fI M I T E L Quad Digital Switch Advanced Information S E M IC O N D U C T O R Features DS5197 • 4,096 x 4,096 channel non-blocking switching at 8.192 or 16.384 Mb/s • Per-channel variable or constant throughput delay • Accept ST-BUS stream s o f 2.048Mb/s,
|
OCR Scan
|
MT90826
048Mb/s,
096Mb/s,
192Mb/s,
IEEE-1149
bS4T370
DDE44A5
120-BGA
144-BGA
160-BGA
ST-0121
ssc-32
cross D6t
IF241
16.384MHZ
sfe 5,5 ma
sfe 5,5 mb
MT90826
MT90826AG
MT90826AL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL LOGIC} Tl Î>ÊÏ h2M1ÛE7 00l24Tfi □ T MITSUBISHI ALSTTLs M74ALS258P ^ QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER W ITH 3-STATE OUTPUT (INVERTED 6249827 MITSUBISHI 9 1D 12498 CDGTL LOGIC) DESCRIPTION The M 74ALS258P is a sem iconductor integrated cir
|
OCR Scan
|
00l24Tfi
M74ALS258P
74ALS258P
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
|
PDF
|
00155L
Abstract: No abstract text available
Text: .^ 0«° M 74 ALS 534 P " 7 ^ ^ -O *7'¿ » S ' MITSUBISHI ALSTTLs OCTAL D-TYPE EDGE-TRIGGERED FLIP FLOP W ITH 3-STATE OUTPUT INVERTED _ 624982 7 MITSUBISHI <DGTL LOGIC) DESCRIPTION 91D 12559 D PIN CONFIGURATION (TOP VIEW) The M74ALS534P is a semiconductor intergrated circuit
|
OCR Scan
|
M74ALS534P
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
300mil
00155L
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 74ALS1035P TËJ MITSUB ISH I {DGTL LOGIC} Q012732 G | HEX NONINVERTING BUFFER W ITH OPEN COLLECTOR OUTPUT / DESCRIPTION PIN CONFIGURATION TOP VIEW ” T h e M 7 4 A L S 1 0 3 5 P is a s e m ic o n d u c to r in te g ra te d c ir c u it c o n s is tin g o f six n o n -inverting b u ffe rs w ith open
|
OCR Scan
|
74ALS1035P
Q012732
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mll
|
PDF
|
ci la 7610
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 7 4 A LS 6 5 1 P 7 -52-3/ OCTAL BUS TRANSCEIVER/REGISTER W ITH 3-STATE OUTPUT INVERTED 6249827 MITSUBISHI 91 D 12674 (DGTL LOGIC ) DESCRIPTION The M74ALS651P is a semiconductor integrated circuit consisting of eight bus transceiver/registers with 3-state
|
OCR Scan
|
M74ALS651P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
ci la 7610
|
PDF
|
m74als191p
Abstract: No abstract text available
Text: ÍDGTL LOGIC} 91D TI De | 12446 b241fl27 □ 0 1 2 4 4b ñ r D MITSUBISHI ALSTTLs M 74A LS191P SYNCHRONOUS PRESETTABLE UP/DOWN 4 -B IT BINARY COUNTER W ITH MODE CONTROL • 7 ^ V ' 5 ' ' ^ >3 DESCRIPTION - o 7 PIN CONFIGURATION TOP VIEW Th e M 7 4 A L S 1 9 1 P is a s e m ic o n d u c to r in te g ra te d c irc u it
|
OCR Scan
|
b241fl27
LS191P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
m74als191p
|
PDF
|
8 pin dip j k flipflop ic
Abstract: M74ALS04
Text: M IT S U B IS H I A L S T T L s , M 7 4 A L S 6 4 0 A - 1 P - 7 - - 5 3 .- 3 1 OCTAL BUS TR A N SC EIVER W IT H 3 -S T A T E O U TPU T IN V E R T E D ' 6249827 MITSUBISHI (DGTL L O GI C) DESCRIPTION The M 74ALS640A-1P is a semiconductor integrated cir
|
OCR Scan
|
74ALS640A-1P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
8 pin dip j k flipflop ic
M74ALS04
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs _ . M MI TSU BISHI -CDGTL LOGIC} 7 4 A L S I Q lit! DEl bdnocc U Duìcvià â P h flT~ HEX INVERTING BUFFER W ITH OPEN COLLECTOR OUTPUT 7 ^ DESCRIPTION / 3 - / ^ PIN CONFIGURATION TOP VIEW Th e M 7 4 A L S 1 0 0 5 P is a s e m ic o n d u c to r in te g ra te d c ir
|
OCR Scan
|
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
300mll
|
PDF
|
74ALS640
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL LOGIC} dT | ba^flS? D O i a k b B 4 M ITSUBISHI A L ST T Ls sc* -s s 5 " : . M 7 4 A LS6 4 7 P ,o.9B OCTAL BUS TR A N SC EIV ER /R EG IST ER WITH OPEN COLLECTOR OUTPUT NONINVERTED 6249827 MITSUBISHI CDGTL LOGTC) DESCRIPTION The M74ALS647P is a semiconductor integrated circuit
|
OCR Scan
|
M74ALS647P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
74ALS640
|
PDF
|
M74ALS374P
Abstract: dd127 4d40t
Text: MITSUBISHI iDGTL LOGIC} TI 1mF | bSLHÖ27 D0155E5 5 MITSUBISHI ALSTTLs ,oC* M 74A LS374P OCTAL D-TYPE EDGE-TRIGGERED FLIP FLOP W ITH 3-STATE OUTPUT NONINVERTED 6249827 MITSUBISHI 9 1D 12525 (DGTL LOGIC) DESCRIPTION D PIN CONFIGURATION (TOP VIEW) T h e M 7 4 A L S 3 7 4 P is a s e m ic o n d u c to r in te g ra te d c irc u it
|
OCR Scan
|
D0155E5
LS374P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS374P
dd127
4d40t
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs i # O C * “ M 7 4 A L S 6 Z 3 A - 1 P -7 ^ 5 2 - 3 / OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT NONINVERTED 6249827 MITSUBISHI CDGTL LOGIC) DESCRIPTION The M74ALS623A-1P is a semiconductor integrated circuit c o n s is tin g of eight bus transm itter/receiver
|
OCR Scan
|
M74ALS623A-1P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
PDF
|
D0-15L
Abstract: LS74AD
Text: 7 z1 % > -'0 '7 -¿ ? S ' M 74ALS873AP ¡C' 3< DUAL 4 -B IT D-TYPE TRANSPARENT LATCH W ITH 3-STATE OUTPUT NONINVERTED 50t° CDGTL LOGIC) DESCRIPTION PIN CONFIGURATION (TOP VIEW) DIR EC T RESET , p " IN P U T I M ° O UTPUT } -q C O N TR O L IN PU T E c
|
OCR Scan
|
74ALS873AP
M74ALS873AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
D0-15L
LS74AD
|
PDF
|
74ALS131
Abstract: 74als245a m74als138p 74als169b 74ALS193D
Text: M IT S U B IS H I -CDGTL L O G I C } TI 0 F | b E 4 ciflE 7 0 D lE 3 flt b |~ _ 6249827 MITSUBISHI I M IT SU B ISH I ALSTTLs M 74ALS131P <DG T L LO GI C 91D 12386 D 3 -L IN E TO 8 -L IN E D E C O D E R /D E M U L T IP L E X E R W IT H A D D R E S S R E G IS T E R
|
OCR Scan
|
74ALS131P
M74ALS131P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mll
74ALS131
74als245a
m74als138p
74als169b
74ALS193D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 7 4 A L S 1 0 0 2 À P a D eE| tk24=]aS7 0015712 > | MITSUBISHI IDGTL LOGIC} 11 QUADRUPLE 2-IN P U T PO SITIVE NOR BUFFER 7 ^ V 3 - /S DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M74ALS1002AP is a semiconductor integrated cir cuit consisting of four 2-input positive-logic NOR buffer
|
OCR Scan
|
M74ALS1002AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
PDF
|
LS1241
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs l y S2 49 8 2 7 MIT SU BI S HI i T i i • a <DGTL LOGIC « OID ü <i J \ 12737 p D OCTAL B U FFER /LIN E D R IV E R W IT H 3-STATE O UTPUT NONIN V E R TE D ) DESCRIPTION The M74ALS1241AP is a semiconductor integrated circuit consisting of two blocks of buffers with 3-state
|
OCR Scan
|
M74ALS1241AP
M74ALS241AP
--15mA)
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
LS1241
|
PDF
|
M74ALS1008AP
Abstract: M74ALS1008
Text: MITSUBISHI ALSTTLs _ M 7 4 A L S 1 P 0 8 A P MITSUBISHI {DGTL LOGIC} TI D E J ^24^027 DGlETaG 3 D QUADRUPLE 2-IN P U T POSITIVE AND BUFFER i / DESCRIPTION PIN CONFIGURATION TOP VIEW The M74ALS1008AP is a semiconductor integrated cir cuit consisting of four 2-input positive-logic AND buffer
|
OCR Scan
|
M74ALS1008AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS1008
|
PDF
|
M5M27C102J
Abstract: M5M27C102FP
Text: b lE D • b 2 4 clñ a s G G n 0 3 fl T I 7 ■ M IT I MITSUBISHI LSIs MSM2 1 0 4 8 5 7 6 -B IT 6 5 5 3 6 -W 0 R D B Y 16-BIT CMOS ONE TIM E PROGRAM M ABLE ROM M IT S U B IS H I (M EM O R Y /A S IC ) DESCRIPTION PIN CONFIGURATION (TOP VIEW) The Mitsubishi M5M27C102P, FP, J , VP, R V are high-speed
|
OCR Scan
|
16-BIT)
M5M27C102P,
1048576-bit
M5M27C102J
M5M27C102FP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL L O G I O TI DE | bSMTfla? 001E4b4 □ M IT SU B ISH I ALSTTLs M74ALS241AP 6249827 MITSUBISHI DGTL LOGIC 91D 12464 D O CTAL B U F F E R /L IN E D R IV E R W IT H 3 -ST A T E O U T PU T (N O N IN V E R T E D ) DESCR IPTIO N The M74ALS241AP is a semiconductor integrated circuit
|
OCR Scan
|
001E4b4
M74ALS241AP
M74ALS241AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: "d ë J M ITS UBISHI -CDGTL L O G I O bEMTfla? ooiBS'in a S^Ls MITSUBISHI ALSTTLs M 74ALS133P r _ 6249827 MITSUBISHI - y j - / r SINGLE 13-IN PU T POSITIVE NAND GATE DGTL LOGIC DESCRIPTION Th e M 7 4A LS 133P is a sem iconductor integrated circuit
|
OCR Scan
|
74ALS133P
13-IN
13-input
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
PDF
|
M74ALS38AP
Abstract: L-1146 L1146 mitsubishi buffer gate nand
Text: M IT S U B IS H I ALSTTLs M 74A LS 1003A P QUADRUPLE 2-IN P U T POSITIVE NAND BUFFER W ITH OPEN COLLECTOR O U T P U T 6249827 MITSUBISHI CDGTL LOGIC 91D 12714 DESCRIPTION D PIN CONFIGURATION TOP VIEW) The M74ALS1003AP is a semiconductor integrated cir
|
OCR Scan
|
M74ALS1003AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS38AP
L-1146
L1146
mitsubishi buffer gate nand
|
PDF
|
