BB27 Search Results

Contextual Info: Mobile 3rd Generation Intel Core Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family Datasheet, Volume 1 of 2 June 2013 Document Number: 326768-006 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,

S500

Contextual Info: 2.54mm Female Header - single & dual row - E-tec - Dual Entry Type - the Swiss connection BB1-5xx- BB1-1xx- BB2-3xx- BB2-5xx- BB2-7xx- P.C.B. Hole Layout 1 row - zig-zag pin-out 1 row - single sided pin-out 2 rows - 2.54mm, 5.08mm & 7.62 pin spacing SPECIFICATIONS

Contextual Info: Pin Information for the Stratix V 5SGXBB Device Version 1.0 Note 1 Bank Number GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4

Contextual Info: Pin Information for the Stratix V 5SGXB6 Device Version 1.1 Note 1 Bank Number GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L5 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4 GXB_L4

Contextual Info: Pin Information for the Stratix V 5SGXA5 Device Version 1.2 Note 1 Bank Number GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1 GXB_L1

CQ12B

Abstract: EP4SE530 DIODE BA40 f1517 H1152 DQS30B AL-36 ag33 diode diode ak38 AL34
Contextual Info: Pin Information for the Stratix IV E EP4SE530 Device Version 1.1 Bank Number 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1B 1B 1B 1B

diode ak38

Abstract: F1517 AK39 s av36 aw7 diode
Contextual Info: Pin Information for the Stratix IV GT EP4S100G5ES1 Device Version 1.2 Notes 1 , (2), (3), (4) WARNING: For ES1 silicon only Bank Number VREF 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A

pt45

Contextual Info: LatticeSC Family Data Sheet DS1004 Version 01.2, June 2006 LatticeSC Family Data Sheet Introduction June 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks

CD074

Contextual Info: bb53T31 D DES IS1! D01 Philips Semiconductors N AMER PHI LIP S/DISCRETE APX NPN 5 GHz wideband transistor FEATURES Product specification b7E D £ BFR92A PINNING PIN DESCRIPTION • High power gain • Low noise figure • Low Intermodulation distortion 1 base

Contextual Info: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded

diode T25-4

Abstract: IC AN214 N345 pioneer amplifier an214 XCV1600E ac3 amplifier circuit diagram AN214 amplifier horizontal driver transistor D155 K235 XCV300E-6PQ240C
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.2 November 9, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)

EATON CM20A

Abstract: A5 GNE mosfet Hall sensor 44e 402 2N8491 FTG 1087 S TRIAC BCR 10km FEB3T smd transistor marking 352a sharp EIA 577 sharp color tv schematic diagram MP-130 M mh-ce 10268
Contextual Info: Table of Contents N E W A R K E L E C T R O N IC S “Where serving you begins even before you call” Newark Electronics is a UNIQUE broadline distributor of electronic components, dedicated to provid­ ing complete service, fast delivery and in-depth inventory. Our main

82801gb

Abstract: ich 82801gb pin diagram 3139* intel
Contextual Info: Intel 3000 and 3010 Chipset Memory Controller Hub MCH Datasheet August 2006 Reference Number: 313953 Revision: 001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS

MP21608S221A

Abstract: UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB
Contextual Info: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v2.1 November 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the

HD b3c

Abstract: reference design 88E8057 TP160A WPCE773LA0DG tps51125 W25X32V oz27C10 CX20561 C1602 a v1.3 Wistron Corporation
Contextual Info: 5 4 3 2 1 SYSTEM DC/DC MI1 Block Diagram 43 TPS51125 Project code: 91.4I201.001 PCB P/N : 48.4I201.0SB REVISION : SB INPUTS OUTPUTS 5V_S5 7A 3D3V_S5(7A) DCBATOUT 5V_AUX_S5 3D3V_AUX_S5 D D Fan1 SMSC Mobile CPU CPU EMC2106 Penryn SYSTEM DC/DC 21 INPUTS VGA 21

TSOT1610GP-YB21

Abstract: MARS10G el12n 1724-pin STM-64 AU-AIS TSOT1610G 1724P 0AA00 mars10g T-PRO AW23
Contextual Info: Hardware Design Guide April 2005 MARS10G T-Pro and MARS10G TD-Pro TSOT1610GP/GPD SONET/SDH STS-192/STM-64 Overhead Terminator and Path Processor Overview The MARS10G T-Pro and MARS10G TD-Pro are STS-192/STM-64 overhead generators/terminators and path processors, members of the MARS family

Contextual Info: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.3 November 20, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded

AT-200

Abstract: bb270706x
Contextual Info: This document was generated on 02/02/2010 PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION Part Number: Status: 0190990027 Active Description: InsulKrimp Snap Spade Terminal for 14-16 AWG Wire Documents: Drawing PDF Product Specification PS-19902-009 (PDF)

Contextual Info: LatticeSC/M Family Data Sheet DS1004 Version 02.1, June 2008 LatticeSC/M Family Data Sheet Introduction January 2008 Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 139 to 942 I/Os • 700MHz global clock; 1GHz edge clocks

BTS G29

Abstract: BG46 PCU d12 BH49 smd n54 BE28 be54 BE26 smd code 1Bs AA29
Contextual Info: 44E B I b3b?2Ma GGTflflti? a H NOTI Order this data sheet MOTOROLA SEMICONDUCTOR TECHNICAL DATA by 296002/D MOTOROLA SC UC/UP Product Preview Dual 96-Bit General Purpose IEEE Floating-Point 4-Port DSP Multi-Chip Module Military 296002 The 296002, the first member of Motorola’s new family of Military Multi-Chip Modules,

i5336

Contextual Info: Mobile 3rd Generation Intel Core Processor Family Datasheet – Volume 1 of 2 September 2012 Document Number: 326768-004 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS

Contextual Info: This document was generated on 04/02/2012 PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION Part Number: Status: Description: 19131-0019 Active InsulKrimp Block Spade Tongue Terminal for 14 to 16 AWG Wire, Stud Size 6 M3.5 , Length 19.80mm Documents:

Contextual Info: LatticeSC Family Data Sheet DS1004 Version 01.4b, February 2007 LatticeSC Family Data Sheet Introduction November 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os

Contextual Info: LatticeSC/M Family Data Sheet DS1004 Version 01.6, August 2007 LatticeSC/M Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os