V25ter
Abstract: TIA-553 metricom TIA-578-A asvd
Text: C H A P T E R 1 9 Modems This chapter presents the PC 98 requirements for modems, fax modems, voice modems, voice/data modems, wireless and cellular modems, and Integrated Service Digital Network ISDN modems. For communications that require a solution based on NDIS under Windows and
|
Original
|
Win32
V25ter
TIA-553
metricom
TIA-578-A
asvd
|
PDF
|
MXT3010
Abstract: memory bandwidth CellMaker-622
Text: Maker CellMaker-622 Memory Design Application Note # 13 Revision 1.2 5/21/99 Order Number: 100520-03 Maker Communications, Inc. 73 Mount Wayte Avenue •Framingham, Massachusetts 01703 508.628.0622 •Fax 508.628.0256 May 1999 Copyright 1999 by Maker Communications, Inc. All rights reserved. Printed in the United States of
|
Original
|
CellMaker-622
MXT3010
CellMaker-622
CellMaker-622,
memory bandwidth
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Multi-Function Assemblies — Frequency Agile Filters ◆ Description: This frequency agile filter is controlled using an 8 bit parallel interface, which allows 251 tune words for frequency control. A power saving mode is initiated by sending a 255 command
|
Original
|
D2BBH-25/100-3-DIP
D2BBH-25/100-3-SMP
Hz-100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Multi-Function Assemblies — Frequency Agile Filters ◆ Description: This frequency agile filter is controlled using an 8 bit parallel interface, which allows 251 tune words for frequency control. A power saving mode is initiated by sending a 255 command
|
Original
|
D2BBH-25/100-3-DIP
D2BBH-25/100-3-SMP
|
PDF
|
gsm 07.05 commands
Abstract: TIA-578-A TSB-37A usb fax modem TIA-695 CMGS metricom GSM/modem advantages of modem g.729 mandatory
Text: 341 C H A P T E R 1 9 Modems This chapter presents the requirements for modems, fax modems, voice modems, voice/data modems, wireless and cellular modems, and serial Integrated Service Digital Network ISDN adapters. For an overview of the design issues related to the modem requirements, see
|
Original
|
Win32
gsm 07.05 commands
TIA-578-A
TSB-37A
usb fax modem
TIA-695
CMGS
metricom
GSM/modem
advantages of modem
g.729 mandatory
|
PDF
|
CMX990
Abstract: block diagram of gmsk demodulator CMX990 GMSK Packet-Data Modem with RF Transceiver CMX990Q1 EV9900 gmsk transceiver DAC CIRCUIT DIAGRAM FOR WIRELESS DATA MODEM 0.5 GMSK EV9902 64VQFN
Text: CML Microcircuits COMMUNICATION SEMICONDUCTORS CMX990 GMSK Packet-Data Modem with RF Transceiver INV/WData/990/3 www.cmlmicro.com Flexible Packet and Freeformat Data Modes Baseband, IF and RF Integration 4 to 16 kbps GMSK Modulation Tx BT = 0.27, 0.3 or 0.5
|
Original
|
CMX990
INV/WData/990/3
400MHz
CMX990Q1
CMX990
com/products/wdata/CMX990
block diagram of gmsk demodulator
CMX990 GMSK Packet-Data Modem with RF Transceiver
CMX990Q1
EV9900
gmsk transceiver DAC
CIRCUIT DIAGRAM FOR WIRELESS DATA MODEM
0.5 GMSK
EV9902
64VQFN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISSI IS41LV85125B 512K x 8 4-MBIT DYNAMIC RAM WITH FAST PAGE MODE AUGUST 2004 FEATURES DESCRIPTION • • • • The ISSI IS41LV85125B is 512,288 x 8-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1024 random accesses within a single row
|
Original
|
IS41LV85125B
cycles/16
IS41LV85125B
IS41LV85125B-60K
28-pin,
400-mil
|
PDF
|
IS41C85125A
Abstract: IS41C85125A-60K IS41LV85125A-60K
Text: ISSI IS41C85125A IS41LV85125A 512K x 8 4-MBIT DYNAMIC RAM WITH FAST PAGE MODE FEBRUARY 2004 FEATURES DESCRIPTION • • • • Fast access and cycle time TTL compatible inputs and outputs Refresh Interval: 1024 cycles/16 ms Refresh Mode: RAS-Only, CAS-before-RAS
|
Original
|
IS41C85125A
IS41LV85125A
cycles/16
IS41C85125A)
IS41LV85125A)
IS41C85125A
IS41LV85125A
28-Pin
IS41C85125A-60K
IS41LV85125A-60K
|
PDF
|
QDR pcb layout
Abstract: DDR3 pcb layout "DDR3 SDRAM" DDR3 layout DDR2 sdram pcb layout guidelines DDR3 sdram pcb layout guidelines ddr3 sdram chip datasheets 512 mb micron ddr3 micron ddr3 hardware design consideration ddr3 sdram chip 512 mb
Text: Section II. Memory Standard Overviews 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_INTRO_OVER-2.0 Document Version: Document Date: 2.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
|
PDF
|
transistor b 1560
Abstract: JNIC-1560 bandwidth requirement for command mode JNIC-1460 JNIC-1260 JNIC1260 JNI Corporation
Text: www.jni.com Emerald JNIC-1560 Integrated Dual Channel 2-Gb/s Fibre Channel-to-PCI-X Controller Highlights • Two fully independent Fibre Channel FC ports on a single ASIC • Sustained bandwidth of 800 MB/s with maximum burst rate of 1.064 GB/s • Integrated PCI-X, 50 to 133 MHz, 64-bit host interface
|
Original
|
JNIC-1560
64-bit
20-bit
0-00114-000-A
transistor b 1560
JNIC-1560
bandwidth requirement for command mode
JNIC-1460
JNIC-1260
JNIC1260
JNI Corporation
|
PDF
|
7A SF
Abstract: No abstract text available
Text: HM-TRLR-D Series 100mW LoRa Transceiver 1. General HM-TRLR-D series is a low cost, high performance transparent transceiver with operating at 433/470/868/915 MHz. It is LoRa/FSK/ GFSK/OOK modulation variety, multi-interface mode TTL/RS232/RS485 , high output power, high sensitivity, long transmission distance and most of
|
Original
|
100mW
TTL/RS232/RS485)
9600pbsÂ
20dbmÂ
125KHz
32bytesÂ
100KHzÂ
915MHz
7A SF
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IS41C4105 IS41LV4105 ISSI 1Meg x 4 4-MBIT DYNAMIC RAM WITH FAST PAGE MODE PRELIMINARY INFORMATION SEPTEMBER 2001 FEATURES DESCRIPTION • • • • Fast access and cycle time TTL compatible inputs and outputs Refresh Interval: 1024 cycles/16 ms Refresh Mode: RAS-Only, CAS-before-RAS
|
Original
|
IS41C4105
IS41LV4105
cycles/16
IS41C4105)
IS41LV4105)
IS41LV4105
for05-60J
|
PDF
|
IS41C85125
Abstract: 41C85125 IS41C85125-35K IS41C85125-35KI IS41C85125-60K IS41C85125-60KI IS41LV85125 IS41LV85125-35K IS41LV85125-60K
Text: IS41C85125 IS41LV85125 ISSI 512K x 8 4-MBIT DYNAMIC RAM WITH FAST PAGE MODE PRELIMINARY INFORMATION AUGUST 2001 FEATURES DESCRIPTION • • • • Fast access and cycle time TTL compatible inputs and outputs Refresh Interval: 1024 cycles/16 ms Refresh Mode: RAS-Only, CAS-before-RAS
|
Original
|
IS41C85125
IS41LV85125
cycles/16
IS41C85125)
IS41LV85125)
IS41C85125
IS41LV85125
IS41LV85125-35K
IS41LV85125-60K
41C85125
IS41C85125-35K
IS41C85125-35KI
IS41C85125-60K
IS41C85125-60KI
IS41LV85125-35K
IS41LV85125-60K
|
PDF
|
IS41C4105
Abstract: IS41C4105-35J IS41C4105-35JI IS41C4105-60J IS41C4105-60JI IS41LV4105-35J IS41LV4105-60J IS41LV4105-60JI
Text: IS41C4105 IS41LV4105 ISSI 1Meg x 4 4-MBIT DYNAMIC RAM WITH FAST PAGE MODE PRELIMINARY INFORMATION SEPTEMBER 2001 FEATURES DESCRIPTION • • • • Fast access and cycle time TTL compatible inputs and outputs Refresh Interval: 1024 cycles/16 ms Refresh Mode: RAS-Only, CAS-before-RAS
|
Original
|
IS41C4105
IS41LV4105
cycles/16
IS41C4105)
IS41LV4105)
IS41C4105
IS41LV4105
IS41LV4105-35J
IS41LV4105-60J
IS41C4105-35J
IS41C4105-35JI
IS41C4105-60J
IS41C4105-60JI
IS41LV4105-35J
IS41LV4105-60J
IS41LV4105-60JI
|
PDF
|
|
|
IDT74FCT
Abstract: AN-120 IDT70825
Text: Integrated Device Technology, Inc. The SARAM Sequential Access and Random Access Memory , A New Kind of Dual-Port Memory for Communications Now and Beyond CONFERENCE PAPER CP-13 By Jeffrey C. Smith INTRODUCTION As Networks have increased in popularity over the past few
|
Original
|
CP-13
IDT74FCT
AN-120
IDT70825
|
PDF
|
AN-120
Abstract: IDT70825 IDT74FCT
Text: THE SARAM Sequential Access and Random Access CONFERENCE Memory , A New Kind of PAPER Dual-Port Memory for CP-13 Communications Now and Beyond By Jeffrey C. Smith Introduction As networks have increased in popularity over the past few years, Dual-Port SRAMs have also increased in popularity. This is attributed to
|
Original
|
CP-13
AN-120
IDT70825
IDT74FCT
|
PDF
|
microprocessor 80486 flag register
Abstract: AN-120 IDT70825 IDT74FCT CP-13
Text: Integrated Device Technology, Inc. CONFERENCE THE SARAM PAPER Sequential Access and Random Access CP-13 Memory , A New Kind of Dual-Port Memory for Communications Now and Beyond By Jeffrey C. Smith INTRODUCTION As networks have increased in popularity over the past few
|
Original
|
CP-13
microprocessor 80486 flag register
AN-120
IDT70825
IDT74FCT
CP-13
|
PDF
|
AN-120
Abstract: IDT70825 IDT74FCT microprocessor 80486 flag register
Text: Integrated Device Technology, Inc. THE SARAM Sequential Access and Random Access CONFERENCE PAPER Memory , A new Kind of Dual-Port Memory CP-13 for Communications Now and Beyond By Jeffrey C. Smith INTRODUCTION As Networks have increased in popularity over the past few
|
Original
|
CP-13
AN-120
IDT70825
IDT74FCT
microprocessor 80486 flag register
|
PDF
|
IDT70825
Abstract: IDT74FCT AN-120 CP-13
Text: THE SARAM Sequential Access and Random Access CONFERENCE Memory , A New Kind of PAPER Dual-Port Memory for CP-13 Communications Now and Beyond By Jeffrey C. Smith Introduction As networks have increased in popularity over the past few years, Dual-Port SRAMs have also increased in popularity. This is attributed to
|
Original
|
CP-13
IDT70825
IDT74FCT
AN-120
CP-13
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISSI IS41LV85120B 512K x 8 4-MBIT DYNAMIC RAM WITH EDO PAGE MODE AUGUST 2004 FEATURES DESCRIPTION • TTL compatible inputs and outputs • Refresh Interval: 1024 cycles/16 ms • Refresh Mode : RAS-Only, CAS-before-RAS (CBR), and Hidden • JEDEC standard pinout
|
Original
|
IS41LV85120B
cycles/16
IS41LV85120B
32-bit
IS41LV85120B-60K
400-mil
|
PDF
|
IS41LV16257C
Abstract: iS41C16257C
Text: IS41C16257C IS41LV16257C 256Kx16 4Mb DRAM WITH FAST PAGE MODE JANUARY 2013 FEATURES DESCRIPTION • TTL compatible inputs and outputs; tri-state I/O • Refresh Interval: 512 cycles/8 ms • Refresh Mode: RAS-Only, CAS-before-RAS CBR , and Hidden • JEDEC standard pinout
|
Original
|
IS41C16257C
IS41LV16257C
256Kx16
IS41C16257C)
IS41LV16257C)
IS41LV16257C
16-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IC41C16257/IC41C16257S IC41LV16257/IC41LV16257S Document Title 256Kx16 bit Dynamic RAM with Fast Page Mode Revision History Revision No History Draft Date 0A Initial Draft August 11,2001 Remark The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and
|
Original
|
IC41C16257/IC41C16257S
IC41LV16257/IC41LV16257S
256Kx16
DR021-0A
IC41C16257
IC41LV16257
IC41LV16257S-35KI
IC41LV16257S-35TI
|
PDF
|
IS41LV85125B-60K
Abstract: IS41LV85125B-60KL IS41LV85125B 28-PIN B0419
Text: ISSI IS41LV85125B 512K x 8 4-MBIT DYNAMIC RAM WITH FAST PAGE MODE APRIL 2005 FEATURES DESCRIPTION • • • • Fast access and cycle time TTL compatible inputs and outputs Refresh Interval: 1024 cycles/16 ms Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
|
Original
|
IS41LV85125B
cycles/16
IS41LV85125B
28-Pin
IS41LV85125B-60K
IS41LV85125B-60KL
B0419
|
PDF
|
IS41C16257C
Abstract: No abstract text available
Text: IS41C16257C IS41LV16257C 256Kx16 4Mb DRAM WITH FAST PAGE MODE JANUARY 2013 FEATURES DESCRIPTION • TTLcompatibleinputsandoutputs;tri-stateI/O • RefreshInterval:512cycles/8ms • RefreshMode:RAS-Only,CAS-before-RAS CBR ,
|
Original
|
IS41C16257C
IS41LV16257C
256Kx16
IS41C16257C)
IS41LV16257C)
IS41C16257Cà
/IS41LV16257Cà
-40oC
IS41C16257C
|
PDF
|
