DF2-A
Abstract: XB2H DF2E
Text: TL3M Device Triple Level 3 Mapper TXC-03453 DESCRIPTION • Maps up to three independent DS3/E3 line formats into SDH/SONET formats as follows: - DS3 to/from STM-1/TUG-3 - DS3 to/from STS-3/STS-1 - E3 to/from STM-1/TUG-3 • SDH/SONET bus access: - Byte wide drop and add buses
|
Original
|
PDF
|
TXC-03453
TXC-03453-MB
DF2-A
XB2H
DF2E
|
HDB3 matlab
Abstract: block diagram prbs generator in matlab matlab pn sequence generator HP54502A
Text: DART Device Advanced E3/DS3 Receiver/Transmitter TXC-02030 FEATURES DESCRIPTION • Single LIU for E3 and DS3 The Dual-market Advanced E3/DS3 Receiver/Transmitter DART device performs the receive and transmit line interface functions required for transmission of E3
|
Original
|
PDF
|
TXC-02030
TXC-02030-MB
HDB3 matlab
block diagram prbs generator in matlab
matlab pn sequence generator
HP54502A
|
A23 1101 01A
Abstract: E1-PCM-30 Bt8370KPF RJ48C EE - 19c TRANSFORMER E1-PCM-30 ch chips 65554 RDL2 MC68302 TR-303
Text: Bt8370/75/76 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/75/76 is a family of single-chip transceivers for T1/E1 and Integrated Distinguishing Features Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip ! Single-chip T1/E1 framer with short/long
|
Original
|
PDF
|
Bt8370/75/76
Bt8370/75/76
Bt8370
Bt8375
Bt8376
500030B
A23 1101 01A
E1-PCM-30
Bt8370KPF
RJ48C
EE - 19c TRANSFORMER
E1-PCM-30 ch
chips 65554
RDL2
MC68302
TR-303
|
NC10
Abstract: NC11 NC12 XRT83SH38 XRT83SH38IB attenuation Insert
Text: XRT83SH38 8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT SEPTEMBER 2006 REV. 1.0.7 GENERAL DESCRIPTION The XRT83SH38 is a fully integrated 8-channel shorthaul line interface unit LIU that operates from a single 3.3V power supply. Using internal termination,
|
Original
|
PDF
|
XRT83SH38
XRT83SH38
NC10
NC11
NC12
XRT83SH38IB
attenuation Insert
|
XRT83SL216
Abstract: XRT83SL216IB rsu 150 HZ0402A601
Text: XRT83SL216 16-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT AUGUST 2006 REV. 1.0.0 GENERAL DESCRIPTION APPLICATIONS The XRT83SL216 is a fully integrated 16-channel E1 short-haul LIU which optimizes system cost and performance by offering key design features. The
|
Original
|
PDF
|
XRT83SL216
16-CHANNEL
XRT83SL216
XRT83SL216IB
rsu 150
HZ0402A601
|
75l00d
Abstract: No abstract text available
Text: áç XRT75L00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER NOVEMBER 2003 REV. 1.0.1 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION The XRT75L00D is a single-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer
|
Original
|
PDF
|
XRT75L00D
XRT75L00D
75l00d
|
Untitled
Abstract: No abstract text available
Text: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω
|
Original
|
PDF
|
XRT83L30
XRT83L30
544Mbps)
048Mbps)
772kHz
1024kHz
|
Untitled
Abstract: No abstract text available
Text: XRT75L04 xr FOUR CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR JANUARY 2006 GENERAL DESCRIPTION The XRT75L04 is a four-channel fully integrated Line Interface Unit LIU with Jitter Attenuator for E3/DS3/ STS-1 applications. It incorporates four independent
|
Original
|
PDF
|
XRT75L04
XRT75L04
|
Untitled
Abstract: No abstract text available
Text: XRT7302 PRELIMINARY 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT SEPTEMBER 1999 REV. 1.0.0 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceiver blocks that are designed
|
Original
|
PDF
|
XRT7302
XRT7302
|
Untitled
Abstract: No abstract text available
Text: XRT73L02M xr TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT MAY 2003 GENERAL DESCRIPTION The XRT73L02M is a two-channel fully integrated Line Interface Unit LIU for E3/DS3/STS-1 applications. It incorporates independent Receivers, Transmitters in a single 100 pin TQFP package.
|
Original
|
PDF
|
XRT73L02M
XRT73L02M
XRT73L02MIV-F
TQFP100
|
Untitled
Abstract: No abstract text available
Text: áç XRT73L03 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT JULY 2001 REV. 1.2.0 GENERAL DESCRIPTION The XRT73L03, 3-Channel, DS3/E3/STS-1 Line Interface Unit consists of three independent line transmitters and receivers integrated on a single chip designed for DS3, E3 or SONET STS-1 applications.
|
Original
|
PDF
|
XRT73L03
XRT73L03,
XRT73L03
|
Intel 8081
Abstract: No abstract text available
Text: áç XRT82L34 PRELIMINARY QUAD T1/E1/J1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR DECEMBER 2000 REV. P1.0.5 GENERAL DESCRIPTION The XRT82L34 is a fully integrated Quad four channels short-haul line interface unit for T1(1.544Mbps) 100Ω and E1(2.048Mbps) 75Ω or 120Ω applications.
|
Original
|
PDF
|
XRT82L34
XRT82L34
544Mbps)
048Mbps)
Intel 8081
|
dmo 365 r
Abstract: dmo 365 XRT83VSH316IB-F
Text: XRT83VSH316 16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT OCTOBER 2007 REV. 1.0.0 GENERAL DESCRIPTION for external timing 8kHz, 1.544Mhz, 2.048Mhz, nxT1/J1, nxE1 . The XRT83VSH316 is a fully integrated 16-channel short-haul line interface unit (LIU) that operates from
|
Original
|
PDF
|
XRT83VSH316
16-CHANNEL
XRT83VSH316
15-Nov-2010
dmo 365 r
dmo 365
XRT83VSH316IB-F
|
34.368Mhz oscillator
Abstract: chn 543
Text: XRT75L03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR JULY 2003 GENERAL DESCRIPTION The XRT75L03 is a three-channel fully integrated Line Interface Unit LIU with Jitter Attenuator for E3/ DS3/STS-1 applications. It incorporates 3
|
Original
|
PDF
|
XRT75L03
XRT75L03
34.368Mhz oscillator
chn 543
|
|
Untitled
Abstract: No abstract text available
Text: XRT82L24 QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2004 REV. 1.2.4 GENERAL DESCRIPTION • High receiver interference immunity The XRT82L24 is a fully integrated Quad four channels short-haul line interface unit for E1(2.048Mbps)
|
Original
|
PDF
|
XRT82L24
XRT82L24
048Mbps)
|
chn 923
Abstract: No abstract text available
Text: xr XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR MARCH 2005 REV. 1.0.7 GENERAL DESCRIPTION TRANSMITTER: The XRT75R03 is a three-channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)
|
Original
|
PDF
|
XRT75R03
XRT75R03
chn 923
|
r4363
Abstract: CP Clare RELAY dmo 465 IC 404
Text: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.6 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields
|
Original
|
PDF
|
XRT72L53
XRT72L53,
XRT72L53
DS3-M13,
r4363
CP Clare RELAY
dmo 465
IC 404
|
DMO11
Abstract: DMO10 0X00 GR-253 GR-499-CORE XRT73R12 XRT73R12IB em7 120 cc11r
Text: XRT73R12 PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT OCTOBER 2003 REV. P1.0.3 GENERAL DESCRIPTION The XRT73R12 provides a Parallel Microprocessor Interface for programming and control. The XRT73R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
PDF
|
XRT73R12
XRT73R12
DMO11
DMO10
0X00
GR-253
GR-499-CORE
XRT73R12IB
em7 120
cc11r
|
rneg2
Abstract: GR-253-CORE GR-499-CORE XRT71D03 XRT72L56 XRT73L03A XRT73L03B XRT73L03BIV XRT74L73 Theta-JC sol
Text: XRT73L03B 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT OCTOBER 2003 REV. 1.0.1 GENERAL DESCRIPTION The XRT73L03B, 3-Channel, DS3/E3/STS-1 Line Interface Unit is a low power CMOS version of the XRT73L03A and consists of three independent line transmitters and receivers integrated on a single chip
|
Original
|
PDF
|
XRT73L03B
XRT73L03B,
XRT73L03A
XRT73L03A
XRT73L03B
rneg2
GR-253-CORE
GR-499-CORE
XRT71D03
XRT72L56
XRT73L03BIV
XRT74L73
Theta-JC sol
|
220-1pseudo-random
Abstract: NC11 NC12 XRT83L38 XRT83L38IB XRT83L38IV microprocessor users manual
Text: XRT83L38 OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT83L38 is a fully integrated Octal eight channel long-haul and short-haul line interface unit for T1 (1.544Mbps) 100Ω, E1 (2.048Mbps) 75Ω or
|
Original
|
PDF
|
XRT83L38
XRT83L38
544Mbps)
048Mbps)
772kHz
1024kHz
220-1pseudo-random
NC11
NC12
XRT83L38IB
XRT83L38IV
microprocessor users manual
|
B628
Abstract: datasheet relay NAIS 5v 5 pin iC 458 XRT72L58 "Encoder IC" NAIS 210 RELAY octal tri state buffer ic DS3-M13 XRT72L58IB TTB-11
Text: áç XRT72L58 PRELIMINARY EIGHT CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L58 Octal DS3/E3 Framer is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bit-fields within an
|
Original
|
PDF
|
XRT72L58
XRT72L58
DS3-M13,
B628
datasheet relay NAIS 5v 5 pin
iC 458
"Encoder IC"
NAIS 210 RELAY
octal tri state buffer ic
DS3-M13
XRT72L58IB
TTB-11
|
chn 834
Abstract: CHN 833 CR69 0X00 GR-253 GR-499-CORE XRT75R12D XRT75R12DIB CHN 703 GR-253 J0 byte length 14
Text: XRT75R12D TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DECEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)
|
Original
|
PDF
|
XRT75R12D
XRT75R12D
chn 834
CHN 833
CR69
0X00
GR-253
GR-499-CORE
XRT75R12DIB
CHN 703
GR-253 J0 byte length 14
|
Untitled
Abstract: No abstract text available
Text: BROOKTREE CORP b3E J> m lhMSSTS GGG7125 S7T « B R K Interface Specification IS-330.24 D S 3 /E 3 F ram er H D L C F o r m a tte r P art # UGA-330 M arch, 1993 B r o o k tr e e B rooktree C orporation 9950 B arn es C anyon R oad San Diego, CA 92121 USA 6 1 9 -4 5 2 -7 5 8 0
|
OCR Scan
|
PDF
|
GGG7125
IS-330
UGA-330
32-bit
|
diode E1110
Abstract: lN4002 LN4003 ANA 618 20010 TDB 0123 km b3170 E1110 Diode UB8560D MAA723 moc 2030
Text: elektronik-bauelem ente I WT VD AVL 1 /8 7 Bl. 2 E r l ä u t e r u n g e n z u m I n h a l t und zu d e n A n g a b e n d e r B a u e l e m e n t e - V e r g l e i c h s l i s t e D ie B a u e l e m e n t e - V e r g l e i c h s l i s t e e n t h ä l t a l l e in d e r B i l a n z v e r a n t w o r t u n g d e s V E B K o m b i n a t
|
OCR Scan
|
PDF
|
|