AM25LS13 Search Results

Contextual Info: Am25LS138 • Am54LS/74LS138 3-Line To 8-Line Decoder/Demultiplexer D IS T IN C T IV E C H A R A C T E R IS T IC S L O G IC D IA G R A M • Inverting and non-inverting enable inputs • A m 2 5 L S devices offer the following improvements over Am 54/74LS

74LS139

Abstract: 74ls gate symbols 74LS 1 into 16 demultiplexer circuit diagram using 1 i AM25LS LS 74LS139 Am25LS139
Contextual Info: Am25LS139 • Am54LS/74LS139 Dual 2-Line To 4-Line Decoder/Demultiplexer D IS T IN C T IV E C H AR AC TER ISTIC S FUNCTIONAL DESCRIPTION • • The Am 25LS 139 is a du al 2 -lin e to 4 -lin e d e co d e r/d e m u lti­ p le x e r u n it fa b r ic a te d u s in g a d v a n c e d L o w -P o w e r

Contextual Info: Am25LS139 • Am54LS/74LS139 Dual 2-Line To 4-Line Decoder/Demultiplexer D IS T IN C T IV E C H A R A C T E R IS T IC S FUNCTIONAL DESCRIPTION • • T h e A m 2 5 L S 1 3 9 is a du al 2 -lin e to 4 -lin e d e c o d e r/d e m u lti­ p le x e r u n it f a b r ic a te d u s in g a d v a n c e d L o w - P o w e r

Am2912

Contextual Info: Am 2912 Am2912 Quad Bus Transceiver DISTINCTIVE CHARACTERISTICS • Input to bus ¡s inverting • Quad high-speed open collector bus transceiver • Driver outputs can sink 100mA at 0.8V maximum • Bus compatible with Am2905, Am2906, Am2907 • Advanced Schottky processing

AM26S10

Contextual Info: Am26S10/Am26S11 Am26SlO/Am26S11 Quad Bus Transceivers DISTINCTIVE CHARACTERISTICS Input to bus is inverting on Am26S10 Input to bus is non-inverting on Am26S11 Quad high-speed open collector bus transceivers Driver outputs can sink 100mA at 0.8V maximum •

B0283

Contextual Info: Am26S10/Am26Sl1 Quad Bus Transceivers DISTINCTIVE CHARACTERISTICS • • • • Input to bus is inverting on Am26S10 Input to bus is non-inverting on Am26S11 Quad high-speed open collector bus transceivers Driver outputs can sink 100mA at 0.8V maximum Bus compatible with Am2905, Am2906, Am2907

cq 721

Abstract: am26ls31 27LS00 TRANSISTOR SUBSTITUTION Amdasm am2911pc 25S558 STK 025 power amplifier GE semiconductor data handbook am29811adc-b
Contextual Info: í i í i í i n z ta a a a a a a a a a a a r n a a a a a a a a a a a a a i: 33a a a a a a n a a a a a ; a a a a a a a a n a a iia a r r ia a a a a a n a a iia a a r l a n g a s í i í i í i * i¿ w n r w a s a jn sü n n a n a n n n n íiíi íiíiíi n n s n n n

Amdasm

Abstract: AM9080A 74ls04 hex inverter gates u7172 U10304 BC 409C NS4F am9080 74LS04 Hex Inverter definition am29761
Contextual Info: t o -<p ^ & m na iZ \n lílílí _ _ a a a a a a a a a a ; a a a a a a a a a a a a _ _ a a a a a a a a ;\a n ftn n ja a a a a n n a n a n a aaaa n n a n a a a a n e n a z t í a s aaa n a n n^nr a a a a a n a a a a n a a a a - - : '•

am29203 "evaluation board"

Abstract: binary bcd conversion AM2903 processor Am2901 AMD 2903 bit slice amd 2900 ed2900a AMD 2903 amd 2901 bit slice manual to design a full 18*16 barrel shifter design
Contextual Info: a “ \ ED2900A INTRODUCTION TO DESIGNING WITH THE Am 2900 FAMILY OF MICROPROGRAMMABLE BIPOLAR DEVICES LECTURE VOLUME II ED2900A INTRODUCTION TO DESIGNING WITH THE 6*2900 FAMILY OF HICR0PR06RAHMABLE BIPOLAR DEVICES VOLUME II 3rd Edition January 1985 Advanced Hiero Devices, Inc.

dm8130

Abstract: 54175 DM74367 KS 2102 7486 ic truth table signetics 2502 ci 8602 gn block diagram ci 8602 gn 74s281 DM74LS76
Contextual Info: 19 7 6 N atio n al S e m ico n d u cto r C o rp . p 1 ? I m • ' % TTL Data Book D EV IC E MIL i 2502 2503 2504 5400 54H00 54L00 54LS00 5401 54H01 54L01 54LS01 5402 54L02 54LS02 5403 54L03 54LS03 5404 54H04 54L04 54LS04 5405 54H05 54L05 54LS05 5406 5407 5408

DM74367

Abstract: 54175 71ls97 DM74109 DM8160 om541 ci 8602 gn block diagram 5401 DM transistor 74L10 74S136
Contextual Info: N ational Semiconductor Section 1 - 54/74 SSI DEVICES Connection Diagram s • Electrical Tables Section 2 - 54/74 M SI DEVICES Section 3 - National Semiconductor PROPRIETARY DEVICES Section 4 - National Semiconductor ADDITIONAL D EV KES t o NATIONAL Manufactured under one or more of the fo llowing U.S. patents: 3083262, 3189758, 3231797 , 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765,

TS2914MJ

Contextual Info: O THOMSON COMPOSANTS MILITAIRES ET SPATIAUX TS 2914 VECTORED PRIORITY INTERRUPT CONTROLLER DESCRIPTION The TS 2914 is a high-speed, eight-bit priority interrupt unit that is cascadable to handle any number of priority interrupt request le­ vels. The high-speed of the TS2914 makes it ideal for use in

AM8085

Abstract: PF0012
Contextual Info: Z IS 6 U IV Am9512 Arithmetic Processor DISTINCTIVE CHARACTERISTICS S in g le 32 -b it a n d d o u b le (64 -b it) p re c is io n c a p a b ility A d d, s u b tra c t, m u ltip ly a n d d iv id e fu n c tio n s C o m p a tib le w ith p ro p o s e d IEEE fo rm a t

AM26S11 equivalent

Abstract: AM2907 A0LA 1N916 AM26S10 26S12
Contextual Info: Am26S10/Am26S11 Am26S10/Am26S11 Quad Bus Transceivers DISTINCTIVE CHARACTERISTICS • • • • Input to bus is inverting on Am 26S10 Input to bus is non-inverting on Am 26S11 Quad high-speed open collector bus transceivers Driver outputs can sink 100mA at 0.6V maximum

Am2912 Bus Transceiver

Abstract: AM2912DC AM2912DC-B AM2912DM AM2912DM-B AM2912FM AM2912FM-B AM2912PC Am2912
Contextual Info: Am2912 Quad Bus Transceiver Distinctive Characteristics • • • • Input to bus is inverting Quad high-speed open collector bus transceiver Driver outputs can sink 100mA at 0.8V maximum Bus compatible with Am2905, Am2906, Am2907 • Advanced Schottky processing

am9512

Abstract: amd accelerated processor unit apu cnc schematic parallel port Am8251 AM9511 d400 e NG37 Multibus i handbook U727 K2545
Contextual Info: Advanced Micro Computers A subsidiary of Advanced Micro Devices Am95/4006 MonoBoard Computer User’s Manual 00680155 $ 1 0 .0 0 REVISION RECORD REVISION 01 9/19/80 A (10/31/80) B DESCRIPTION P re lim in a ry Issue M an u al R e le a s e d M anual U p d a te d and Reprinted

mq7 gas

Abstract: am2914 5607
Contextual Info: Am 2914 Vectored Priority Interrupt Controller > 3 DISTINCTIVE CHARACTERISTICS FO to Accepts 8 interrupt inputs Interrupts may be pulses or levels and are stored internally Built-in mask register Six different operations can be performed on mask register Built-in status register Status register holds code for lowest allowed in­

Am29751

Abstract: 29707 A2707
Contextual Info: Am29705A/707 Am29705A/707 16-Word by 4-Bit 2-Port RAM DISTINCTIVE CHARACTERISTICS Am29707 offers 20% improved cycle tim e over Am29705A when used with Am29203 in three address architecture Am29705A is a pin-for-pin replacem ent fo r the Am29705 but is significantly fester on critical paths

AM2914DMB

Abstract: AM2902 AM2914 AM2914PC LGE G2B AM2914DCB AM2914DC AM2914DC-B AM2914DM AM2914DM-B
Contextual Info: Am2914 Vectored Priority interrupt Controller D IS T IN C T IV E C H A R AC TER IS TIC S F U N C T IO N A L D ESCRIPTIO N • The Am2914 is a high-speed, eight-bit priority interrupt unit that is cascadable to handle any number of priority interrupt request levels. The high-speed of the Am2914 makes it ideal

Am29751

Abstract: Am29203 AM29705 am29751a
Contextual Info: Am29705A/707 Am29705A/707 16-Word by 4-Bit 2-Port RAM DISTINCTIVE CHARACTERISTICS • • • • • Am29707 offers 20% improved cycle tim e over Am29705A when used with Am29203 in three address architecture Am29705A is a pin-for-pin replacem ent fo r the

TV THOMPSON 29 DF 170 G

Abstract: STK 1000 watt power amp circuit diagram ERO Electronic F-48 AM9016E am29203 "evaluation board" 29ls18pc free stk ic sram book 27S28 free transistor equivalent book 2sc
Contextual Info: o& a a a a a a a n a a a a a a a a a r c ia a iia a iia a a n n a a a a a a a a a a a a a a a a a n a a a a a a a ii a a a a a a a r a a a a a a a a a a a a a a ii a a a a a a n n a a a a n a a r o iir c a a a ii a a a a a a n m a a a a a a a a n a a a a a

TFK 036

Abstract: Am2912 Bus Transceiver TFK 4 receiver 1N916 CB50P
Contextual Info: ZI.6ZWV Am 2 912 Quad Bus Transceiver DISTINCTIVE CHARACTERISTICS • • • Bus com patible with Am2905, Am2906, Am2907 Advanced Schottky processing PNP inputs to reduce input loading Input to bus is inverting Quad high-speed open collector bus transceiver

Am2914

Abstract: AM2913
Contextual Info: Am2914 Am2914 Vectored Priority Interrupt Controller DISTINCTIVE CHARACTERISTICS Accepts 8 interrupt inputs Interrupts may be pulses or levels and are stored internally Built-in mask register Six different operations can be performed on mask register Built-in status register Status register holds code for lowest allowed in­

AM9512

Abstract: amd 9512
Contextual Info: 2 1 S 6 U IV Am9512 Arithmetic Processor DISTINCTIVE CHARACTERISTICS Stack oriented operand storage Direct memory access or programmed I/O Data Trans­ fers End o f execution signal Error interrupt All inputs and outputs TTL level com patible A dvanced N-channel silicon gate MOS technology