29F080
Abstract: 29f080-90 MX29F080 SA10 SA11 SA12 SA13 SA14
Text: PRELIMINARY MX29F080 8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY FEATURES • • • • • • • • 1,048,576 x 8 byte mode only stuction Single power supply operation - 5.0V only operation for read, erase and program operation Fast access time: 70/90/120ns
|
Original
|
PDF
|
MX29F080
1024K
70/90/120ns
64K-Byte
AUG/10/2000
JUN/18/2001
PM0579
JAN/16/2002
29F080
29f080-90
MX29F080
SA10
SA11
SA12
SA13
SA14
|
MX29LV160CBTC-90
Abstract: 29LV160C MX29LV160C MX29LV160B MX29LV160CT SA10 SA11 SA12 SA13
Text: MX29LV160C T/B 16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY FEATURES • Ready/Busy# pin RY/BY# - Provides a hardware method of detecting program or erase operation completion. • Sector protection - Hardware method to disable any combination of
|
Original
|
PDF
|
MX29LV160C
16M-BIT
2Mx8/1Mx16]
100mA
Pac9/2006
MX29LV160CBTC-90
29LV160C
MX29LV160B
MX29LV160CT
SA10
SA11
SA12
SA13
|
Untitled
Abstract: No abstract text available
Text: IS61NLP25672/IS61NVP25672 IS61NLP51236/IS61NVP51236 IS61NLP102418/IS61NVP102418 256K x 72, 512K x 36 and 1M x 18 18Mb, PIPELINE 'NO WAIT' STATE BUS SRAM ISSI FEBRUARY 2005 FEATURES DESCRIPTION • 100 percent bus utilization The 18 Meg 'NLP/NVP' product family feature high-speed,
|
Original
|
PDF
|
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
PK13197LQ
5M-1982.
|
A64S06162A
Abstract: A64S06162A-70U
Text: A64S06162A Document Title 16M 1M x 16bit Normal mode & Page mode with Deep Power Down Static Random Access Memory Revision history Rev. No. History Issue Date Remark 0.0 Initial issue May 24, 2005 Preliminary 1.0 Erase non-Pb-free package type Final version release
|
Original
|
PDF
|
A64S06162A
16bit)
A64S06162A
25/Typ.
90/Typ.
A64S06162A-70U
|
A64S06161A
Abstract: A64S06161A-70U tba 790
Text: A64S06161A Document Title 16M 1M x 16bit Normal mode & Page mode Static Random Access Memory Revision history Rev. No. History Issue Date Remark 0.0 Initial issue March 28, 2005 Preliminary 1.0 Erase non-Pb-free package type Final version release March 07, 2007
|
Original
|
PDF
|
A64S06161A
16bit)
A64S06161A
25/Typ.
90/Typ.
A64S06161A-70U
tba 790
|
29lv160c
Abstract: 29LV160C-70
Text: MX29LV160C T/B 16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY FEATURES • Ready/Busy# pin RY/BY# - Provides a hardware method of detecting program or erase operation completion. • Sector protection - Hardware method to disable any combination of
|
Original
|
PDF
|
MX29LV160C
16M-BIT
2Mx8/1Mx16]
MX29LV160B
55R/70/90ns
9us/11us
16K-Bytex1,
32K-Bytex1,
64K-Byte
PM1186
29lv160c
29LV160C-70
|
Untitled
Abstract: No abstract text available
Text: ADVANCE INFORMATION MX29LV081 8M-BIT [1M x 8] CMOS SINGLE VOLTAGE 3V ONLY EQUAL SECTOR FLASH MEMORY FEATURES • Extended single - supply voltage range 2.7V to 3.6V • 1,048,576 x 8 • Single power supply operation - 3.0V only operation for read, erase and program
|
Original
|
PDF
|
MX29LV081
70/90ns
7us/12us
64K-Byte
eraP18
JUN/28/2000
JUL/17/2000
JAN/09/2001
FEB/07/2001
MAR/07/2001
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY MX29F080 8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY FEATURES • • • • • • • • 1,048,576 x 8 byte mode only stuction Single power supply operation - 5.0V only operation for read, erase and program operation Fast access time: 70/90/120ns
|
Original
|
PDF
|
MX29F080
1024K
70/90/120ns
64K-Byte
page10
40-pin
MAY/29/2000
AUG/10/2000
PM0579
|
29LV160
Abstract: No abstract text available
Text: MX29LV160T/B & MX29LV160AT/AB 16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY FEATURES • Extended single - supply voltage range 2.7V to 3.6V • 2,097,152 x 8/1,048,576 x 16 switchable • Single power supply operation - 3.0V only operation for read, erase and program
|
Original
|
PDF
|
MX29LV160T/B
MX29LV160AT/AB
16M-BIT
2Mx8/1Mx16]
70/90ns
9us/11us
16K-Bytex1,
32K-Bytex1,
64K-Byte
MAR/26/2003
29LV160
|
29LV160
Abstract: 29lv160 Flash
Text: MX29LV160T/B & MX29LV160AT/AB 16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY FEATURES • Extended single - supply voltage range 2.7V to 3.6V • 2,097,152 x 8/1,048,576 x 16 switchable • Single power supply operation - 3.0V only operation for read, erase and program
|
Original
|
PDF
|
MX29LV160T/B
MX29LV160AT/AB
16M-BIT
2Mx8/1Mx16]
70/90ns
9us/11us
16K-Bytex1,
32K-Bytex1,
64K-Byte
PM0866
29LV160
29lv160 Flash
|
Untitled
Abstract: No abstract text available
Text: ADVANCED INFORMATION MX29F080 8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY FEATURES • • • • • • • • 1,048,576 x 8 byte mode only stuction Single power supply operation - 5.0V only operation for read, erase and program operation Fast access time: 70/90/120ns
|
Original
|
PDF
|
MX29F080
1024K
70/90/120ns
64K-Byte
MAY/31/1999
DEC/07/1999
PM0579
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY MX29LV160CT/CB 16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY FEATURES erase operation completion. • Ready/Busy pin RY/BY - Provides a hardware method of detecting program or erase operation completion. • Sector protection
|
Original
|
PDF
|
MX29LV160CT/CB
16M-BIT
2Mx8/1Mx16]
100mA
Lo08/2005
|
250B1
Abstract: No abstract text available
Text: IS61NLP25672/IS61NVP25672 IS61NLP51236/IS61NVP51236 IS61NLP102418/IS61NVP102418 256K x 72, 512K x 36 and 1M x 18 18Mb, PIPELINE 'NO WAIT' STATE BUS SRAM ISSI FEBRUARY 2004 FEATURES DESCRIPTION • 100 percent bus utilization The 18 Meg 'NLP/NVP' product family feature high-speed,
|
Original
|
PDF
|
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
PK13197LQ
5M-1982.
250B1
|
IS61NVP204818A
Abstract: IS61NLP102436A
Text: IS61NLP102436A/IS61NVP102436A IS61NLP204818A/IS61NVP204818A 1Mb x 36 and 2Mb x 18 36Mb, PIPELINE 'NO WAIT' STATE BUS SRAM FEBRUARY 2012 FEATURES DESCRIPTION • 100 percent bus utilization The 36 Meg 'NLP/NVP' product family feature high-speed, low-power synchronous static RAMs designed to provide
|
Original
|
PDF
|
IS61NLP102436A/IS61NVP102436A
IS61NLP204818A/IS61NVP204818A
100-pin
1Mx36
2Mx18
IS61NVP102436A-166TQ
IS61NVP102436A-166TQL
IS61NVP204818A-166TQ
IS61NVP204818A-166TQL
IS61NVP204818A
IS61NLP102436A
|
|
Untitled
Abstract: No abstract text available
Text: Low Power Pseudo SRAM CS26LV16163 1M word x 16 bit Description The CS26LV16163 is a high performance, high speed, low power pseudo SRAM organized as 1, 0487,576 words by 16 bits and operates from a wide range of 2.7 to 3.3V supply voltage. Advanced DRAM technology and circuit techniques provide both high speed
|
Original
|
PDF
|
CS26LV16163
CS26LV16163
70/85ns
48-pin
48Ball
|
Untitled
Abstract: No abstract text available
Text: Low Power Pseudo SRAM 1M word x 16 bit CS26LV16163 Revision History Rev. No. 2.0 History Initial issue with new naming rule Issue Date Mar.01,2005 Remark 1 Rev. 2.0 Chiplus reserves the right to change product or specification without notice. Low Power Pseudo SRAM
|
Original
|
PDF
|
CS26LV16163
CS26LV16163
70/85ns
|
Untitled
Abstract: No abstract text available
Text: Low Power Pseudo SRAM 1M word x 16 bit CS26LV16163 Revision History Rev. No. 2.10 History Issue Date Automatic power down mode changed to July,17,2006 deep power down mode Remark 1 Rev 2.10 Chiplus reserves the right to change product or specification without notice.
|
Original
|
PDF
|
CS26LV16163
CS26LV16163
70/85ns
|
Untitled
Abstract: No abstract text available
Text: IS61NLF25672/IS61NVF25672 IS61NLF51236/IS61NVF51236 IS61NLF102418/IS61NVF102418 256K x 72, 512K x 36 and 1M x 18 18Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM DECEMBER 2008 FEATURES DESCRIPTION • 100 percent bus utilization The 18 Meg 'NLF/NVF' product family feature high-speed,
|
Original
|
PDF
|
IS61NLF25672/IS61NVF25672
IS61NLF51236/IS61NVF51236
IS61NLF102418/IS61NVF102418
PK13197LQ
5M-1982.
|
7.5B3
Abstract: No abstract text available
Text: IS61NLF102436A/IS61NVF102436A IS61NLF204818A/IS61NVF204818A 1M x 36 and 2M x 18 36Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM JUNE 2008 FEATURES DESCRIPTION • 100 percent bus utilization The 36 Meg 'NLF/NVF' product family feature high-speed, low-power synchronous static RAMs designed to provide
|
Original
|
PDF
|
IS61NLF102436A/IS61NVF102436A
IS61NLF204818A/IS61NVF204818A
PK13197LQ
5M-1982.
7.5B3
|
CD 2399 GP
Abstract: 80387 DX Users Manual Programmers Reference
Text: PRByBJOODOÂIfflr in t e i Intel486 DX MICROPROCESSOR 168-Pin Grid Array Package High Performance Design — RISC Integer Core with Frequent Instructions Executing in One Clock — 25 MHz, 33 MHz, and 50 MHz Clock — 80, 106, 160 Mbyte/sec Burst Bus — CHMOS IV and CHMOS V Process
|
OCR Scan
|
PDF
|
Intel486â
168-Pin
32-Bit
32-Blt
4c00h
CD 2399 GP
80387 DX Users Manual Programmers Reference
|
hall marking code A04
Abstract: INTELDX4 write-through YSS 928
Text: INTEL486 PROCESSOR FAMILY • lntelDX4TM P ro c e s s o r — Up to 100-MHz Operation -Speed-M ultiplying Technology — 32-Bit Architecture — 16K-Byte On-Chip Cache — Integrated Floating-Point Unit — 3.3V Core Operation with 5V Tolerant I/O Buffers
|
OCR Scan
|
PDF
|
INTEL486â
100-MHz
32-Bit
16K-Byte
hall marking code A04
INTELDX4 write-through
YSS 928
|
FDS 4468
Abstract: HBT 01 - 04G INTEL 486 sx sl pinout 240950 JVC 4580 fds 4418 TOT - 4301 INTEL DX4 241199 Intel DX4TM
Text: intj, INTEL486 PROCESSOR FAMILY • Write-Back Enhanced lntelDX4™ Processor — Up to 100-MHz Operation — Speed-Multiplying Technology — 32-Bit Architecture — 16K-Byte On-Chip Write-Back Cache — Integrated Floating-Point Unit — 3.3V Core Operation with 5V Tolerant
|
OCR Scan
|
PDF
|
INTEL486TM
100-MHz
32-Bit
16K-Byte
01b3324
FDS 4468
HBT 01 - 04G
INTEL 486 sx sl pinout
240950
JVC 4580
fds 4418
TOT - 4301
INTEL DX4
241199
Intel DX4TM
|
intel i386 ex circuit diagram
Abstract: intel 80368 Instruction set Architecture i386 ex board M82384 i386 dx ICE-386 271052 271062 i386 SL M8088
Text: SñE J> • intei 462bl75 D I S H E D 17T ¡ITL1 INTEL CORP ÜP/PRPHLS ' T ' L t cv - n - y t - f MILITARY ¡386 HIGH PERFORMANCE 32-BIT MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT Flexible 32-Bit Microprocessor — 8, 16, 32-Bit Data Types — 8 General Purpose 32-Bit Registers
|
OCR Scan
|
PDF
|
462bl75
386TM
32-BIT
M80286
M8086
387TM
intel i386 ex circuit diagram
intel 80368 Instruction set Architecture
i386 ex board
M82384
i386 dx
ICE-386
271052
271062
i386 SL
M8088
|
Untitled
Abstract: No abstract text available
Text: SPEC No. ISSUE: P R E L I M I MR 9 4 3 1 4 A IAK. 1 1995 N A R Y SPECIFICATIONS Product Type 32Mbit MAS K ROM LHMB 5 Rx x Model No. LH53B 32 RO ON SKThis device specification is subject to change »ithout notice. PRESENTED H. TSDGITA Dept. General lianager
|
OCR Scan
|
PDF
|
32Mbit
LH53B
LH53B32R00N
LH53B32ROON
-1-A19
CA0-A19)
D0-D15
A2-A19
D0-D15
Q0-D31)
|