Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    A12-212 711 Search Results

    A12-212 711 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    SC 2272

    Abstract: EPDZ3300 CD6171 36077 168 seg pj 454 cd 30238 QFP256 8936 v3 ADD12
    Text: V0 C2C2+ C1C1+ V4 V3 V2 V1 VR VX VOUT A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 HSIN-CHU: NO. 12, INNOVATION RD. 1, SCIENCE-BASED INDUSTRIAL PARK, HSINCHU, TAIWAN, R. O. C. TEL: 886-3-5639977 FAX: 886-3-5780617 PWD_DN PLLC 473 VSS 32768Hz 20pF 20pF


    Original
    PDF 32768Hz EPDZ3300 QFP256 SC 2272 CD6171 36077 168 seg pj 454 cd 30238 QFP256 8936 v3 ADD12

    XC5400

    Abstract: 63E17 XC5402 XC5410 XC5415 h8 family xc5406 g1189 XC5202 XC5204
    Text: XC5400 HardWire Array Family  Preliminary Product Specification Features Description • Mask Programmed version of the XC5200 Field Programmable Gate Array FPGA – Specifically designed for easy XC5200 conversion – Significant cost reduction for high volume


    Original
    PDF XC5400 XC5200 BG225 BG352 63E17 XC5402 XC5410 XC5415 h8 family xc5406 g1189 XC5202 XC5204

    tag 9331

    Abstract: MCF5307 MC5307 TAG Semiconductor 9331 TEA 1738 MCF5206EC3
    Text: Rev. 2, 1/2001 Semiconductor Products Sector Errata to MCF5206e ColdFire Microprocessor User’s Manual, rev. 2.0 This errata describes corrections to the MCF5206e User’s Manual. For convenience, the section number and page number of the errata item in the user’s manual are provided.


    Original
    PDF MCF5206e 16-bit 32-bit 16-bit tag 9331 MCF5307 MC5307 TAG Semiconductor 9331 TEA 1738 MCF5206EC3

    tag 9331

    Abstract: 951 A12 B2A YA166 MCF5307 BERG CONNECTOR TAG Semiconductor 9331 ddr3 pinout TEA 1738
    Text: Order Number: MCF5206e Rev. 2, 1/2001 Semiconductor Products Sector Errata to MCF5206e ColdFire Microprocessor User’s Manual, rev. 2.0 This errata describes corrections to the MCF5206e User’s Manual. For convenience, the section number and page number of the errata item in the user’s manual are provided.


    Original
    PDF MCF5206e MCF5206e 16-bit 32-bit 16-bit tag 9331 951 A12 B2A YA166 MCF5307 BERG CONNECTOR TAG Semiconductor 9331 ddr3 pinout TEA 1738

    951 A12 B2A

    Abstract: TAG Semiconductor 9331 TEA 1738 tag 9331 MCF5206EUMAD MCF5307 AN 1535 freescale
    Text: Freescale Semiconductor, Inc. Order Number: MCF5206EUMAD Rev. 3, 7/2001 Freescale Semiconductor, Inc. Semiconductor Products Sector Errata to MCF5206e ColdFire Microprocessor User’s Manual, rev. 3.0 This errata describes corrections to the MCF5206e User’s Manual. For convenience, the


    Original
    PDF MCF5206EUMAD MCF5206e 951 A12 B2A TAG Semiconductor 9331 TEA 1738 tag 9331 MCF5206EUMAD MCF5307 AN 1535 freescale

    motherboard service guide

    Abstract: No abstract text available
    Text: Agilent  N5247A  2-Port and 4-Port PNA-X Microwave  Network Analyzer  10 MHz - 70 GHz Service Guide Agilent Technologies Notices Agilent Technologies, Inc. 2009-2014 Manual Part Number No part of this manual may be reproduced in any form or by any means (including


    Original
    PDF N5247A N5247-90001 Index-21 Index-22 motherboard service guide

    A-18

    Abstract: MPC555 QADC64 272-Pin
    Text: LIST OF TABLES Table 2-1 2-2 2-3 2-4 2-5 2-6 Title Page MPC555 Pin Functions for 272-Pin PBGA . 2-3 Pin Functionality Table . 2-6


    Original
    PDF MPC555 272-Pin MPC555 A-18 QADC64

    A20 1453

    Abstract: A-20 MPC555 QADC64
    Text: Paragraph Number 2-1 2-2 2-3 2-4 2-5 2-6 LIST OF TABLES Page Number MPC555 Pin Functions for 272-Pin PBGA . 2-4 Pin Functionality Table . 2-7


    Original
    PDF MPC555 272-Pin MPC555 A20 1453 A-20 QADC64

    MC68EC030 opcode

    Abstract: 27F020 ci str 9656 MC68EC030 27C010 MC68340 MC68360 SCR BRX 49 PIN MCM36100S 156 35K 301
    Text: SECTION 8 SCAN CHAIN TEST ACCESS PORT The QUICC provides a dedicated user-accessible test access port TAP that is JTAG compatible. The QUICC TAP contains one additional signal not available with the MC68340 TAP—the test reset (TRST) signal. This signal provides an asynchronous reset to the TAP.


    Original
    PDF MC68340 16-state MC68356 MC68EC030 opcode 27F020 ci str 9656 MC68EC030 27C010 MC68360 SCR BRX 49 PIN MCM36100S 156 35K 301

    BC25 327

    Abstract: AF3 din 74 j29 p190 U28 726 IO464 BC25 328 547 B34 R3E28 AH36 AE31
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XV Family Field Programmable Gate Arrays Package Pinouts XC40110XV Pinout Table XC40110XV Pinout Table (Continued) XC40110XV Pinout Table


    Original
    PDF XC4000XLA/XV XC4000XV XC40110XV HQ240 BG352 BG432 BG560 BC25 327 AF3 din 74 j29 p190 U28 726 IO464 BC25 328 547 B34 R3E28 AH36 AE31

    BC25 327

    Abstract: din 74 AM4 AY42 U28 726 T28V1 AK29 AF-40 AB29 ak38 AG31
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XV Family Field Programmable Gate Arrays Package Pinouts XC40110XV Pinout Table XC40110XV Pinout Table (Continued) XC40110XV Pinout Table


    Original
    PDF XC4000XLA/XV XC4000XV XC40110XV HQ240 BG352 BG432 BG560 B2928 BC25 327 din 74 AM4 AY42 U28 726 T28V1 AK29 AF-40 AB29 ak38 AG31

    ARM966E-S

    Abstract: ARMv5TE instruction set ARM9 A-18 CP15 ARM966E-S microcontroller MRC 452
    Text: ARM966E-S Rev 2 Technical Reference Manual Copyright 2000, 2002 ARM Limited. All rights reserved. ARM DDI 0213C ARM966E-S Technical Reference Manual Copyright © 2000, 2002 ARM Limited. All rights reserved. Release Information Change history Date Issue


    Original
    PDF ARM966E-S 0213C ARM966E-S ARMv5TE instruction set ARM9 A-18 CP15 ARM966E-S microcontroller MRC 452

    l 7251 3.1

    Abstract: tms 1944 SMJ320C30 SMJ320C40 SMJ320C40KGDC SMJ320C40KGDCT TMP320C40KGDC TMP320C40KGDCT
    Text: TMP320C40KGDC, SMJ320C40KGDC, TMP320C40KGDCT, SMJ320C40KGDCT FLOATING-POINT DIGITAL SIGNAL PROCESSOR KNOWN GOOD DIES SGUS024B – MARCH 1997 – REVISED APRIL 2000 D D D D D D D D D D D D D SMJ: QML Processing to MIL–PRF–38535 TMP: Commercial Level Processing


    Original
    PDF TMP320C40KGDC, SMJ320C40KGDC, TMP320C40KGDCT, SMJ320C40KGDCT SGUS024B C40-50: 40-ns C40-40: 50-ns l 7251 3.1 tms 1944 SMJ320C30 SMJ320C40 SMJ320C40KGDC SMJ320C40KGDCT TMP320C40KGDC TMP320C40KGDCT

    TMP320C40KGDC

    Abstract: XDS510 SMJ320C40KGDC SMJ320C40
    Text: TMP320C40KGDC, SMJ320C40KGDC FLOATING-POINT DIGITAL SIGNAL PROCESSOR KNOWN GOOD DIES SGUS024A – MARCH 1997 – REVISED SEPTEMBER 1997 D D D D D D D D D D D D D Commercial L Operating Temperature Range 0°C to 70°C Military (M) Operating Temperature Range


    Original
    PDF TMP320C40KGDC, SMJ320C40KGDC SGUS024A C40-60: 33-ns C40-50: 40-ns TMP320C40KGDC XDS510 SMJ320C40KGDC SMJ320C40

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor Technical Data MSC7113 Rev. 4, 1/2005 MSC7113 Low-Cost DSP with DDR Controller and 10/100 Mbps Ethernet MAC JTAG ASM2 AMDMA 128 Boot ROM 8 KB 64 to IPBus Fetch Unit Instruction Cache (16 KB) Extended Core Interface AMIC 128 AMEC ASTH


    Original
    PDF MSC7113 SC1400 HDI16) HDI16 RS-232

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor Technical Data MSC7116 Rev. 4, 1/2005 MSC7116 DMA 32 ch JTAG Port JTAG Multiplexer Low-Cost DSP with DDR Controller and 10/100 Mbps Ethernet MAC ASM2 128 64 AMDMA 64 to IPBus 128 M2 SRAM 64 (192 KB) 128 Boot ROM (8 KB) ASEMI Fetch


    Original
    PDF MSC7116 SC1400 HDI16) HDI16 RS-232

    UPD 552 C

    Abstract: LC1 D12 P7 XC2000 XC3000 XC4000 XC5200 XC5202 XC5204 XC5206 XC5210
    Text: XC5200 Field Programmable Gate Arrays  June 1, 1996 Version 4.0 Preliminary Product Specification Features • Fully supported by XACTstep Development System - Includes complete support for XACT-Performance™, X-BLOX™, Unified Libraries, Relationally Placed


    Original
    PDF XC5200 PQ100 VQ100 XC5202 XC5204 XC5206 XC5210 XC5215 TQ144 PG156 UPD 552 C LC1 D12 P7 XC2000 XC3000 XC4000 XC5200 XC5202 XC5204 XC5206 XC5210

    Untitled

    Abstract: No abstract text available
    Text: / = T SGS-THOMSON M28F256 ^ 7 # » M g [* 0 J « ô [* S 256K (32K x 8, Bulk Erase) FLASH MEMORY DATA BRIEFING • ■ ■ • ■ ■ 5V ±10% SUPPLY VOLTAGE 12V PROGRAMMING VOLTAGE FAST ACCESS TIME: 90ns BYTE PROGRAMING TIME: 10us typical ELECTRICAL CHIP ERASE in 1s RANGE


    OCR Scan
    PDF M28F256 PDIP32 PLCC32 M28F256 PDIP32

    PLM-96

    Abstract: 80c196kb-compatible A45 interface
    Text: Index INDEX # AD.COMMAND, 5-20, 9-1, 9-3, 9-5, C -l, C-2, C-4, C-8, C -ll, C-60 programming for A/D conversions, 9-5 AD.RESULT, 5-20, 5-21, 9-1, 9-3, 9-7, C-l, C-2, C-4, C-9, C-10, C-60, C-61 AD.TIME, 9-1, 9-3, 9-4, C -l, C-2, C-4, C -ll, C-12, C-37 ADO-15, B-2


    OCR Scan
    PDF 80C196KB-compatible 10-bit number052-8119 PLM-96 A45 interface

    XC5402

    Abstract: XC5406 XC5410
    Text: f l XILINX XC5400 Hardwire Array Family Preliminary Product Specification Features Description • Mask Programmed version of the XC5200 Field Programmable Gate Array FPGA - Specifically designed for easy XC5200 conversion - Significant cost reduction for high volume


    OCR Scan
    PDF XC5200 pBG352 BG225 BG352 XC5402 XC5406 XC5410

    5200 FPGA

    Abstract: PC8421
    Text: SIXILINX* XC5400 Hardwire Array Family Preliminary Product Specification Features Description • Mask Programmed version of the XC 5200 Reid Programmable G ate Array FPGA - Specifically designed for easy XC 5200 conversion - Significant cost reduction for high volume


    OCR Scan
    PDF BG225 BG352 5200 FPGA PC8421

    PID060

    Abstract: No abstract text available
    Text: MOSEL _ MS6267A PRELIMINARY 16K x 4 CMOS Static RAM FEATURES DESCRIPTION • Fast Access Times: 25/35/45 ns The MS6267A is a high speed 65,356 bit static RAM organized_as 16K x 4. Fully static in operation, Chip Enable E reduces power when Inactive (HIGJH).


    OCR Scan
    PDF MS6267A 24-Pin, 300-MIL MS6267A PID080 MS6267A-25NC MS6267A-35NC MS6267A-45NC P24-2 PID060

    R1C11

    Abstract: r6c1
    Text: Configuration selection generates starting addresses at either zero or 3FFFF, to be compatible with different microprocessor addressing conventions. The Master Serial Mode generates CCLK and receives the configuration data in serial form from configuration data in serial form from a


    OCR Scan
    PDF

    9645.84

    Abstract: No abstract text available
    Text: TMP320C40KGDC, SMJ320C40KGDC FLOATING-POINT DIGITAL SIGNAL PROCESSOR KNOWN GOOD DIES SGUS024A - MARCH 1997 - REVISED SEPTEMBER 1997 • • • • • • • • • • • Commercial L Operating Temperature Range 0°C to 70°C Military (M) Operating Temperature Range


    OCR Scan
    PDF TMP320C40KGDC, SMJ320C40KGDC SGUS024A C40-60: 33-ns C40-50: 40-ns Temperatur24 9645.84