Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
|
PDF
|
SN54BCT374
Abstract: SN74BCT374 SN74BCT374DW SN74BCT374DWR SN74BCT374N SN74BCT374NSR
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
SN54BCT374
SN74BCT374
SN74BCT374DW
SN74BCT374DWR
SN74BCT374N
SN74BCT374NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
|
PDF
|
SN54BCT374
Abstract: SN74BCT374 SN74BCT374DW SN74BCT374DWR SN74BCT374N SN74BCT374NSR
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
19strial
SN54BCT374
SN74BCT374
SN74BCT374DW
SN74BCT374DWR
SN74BCT374N
SN74BCT374NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20/clocks
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
SNJ54BCT374FK
5962View
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20Timers
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20Timers
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: REVISIONS LTR DESCRIPTION DATE YR-MO-DA APPROVED A Changes in accordance with NOR 5962-R269-92. – WLM 92-08-05 Monica L. Poelking B Redraw the switching waveforms in figure 4, switching waveforms and test circuit. Update boilerplate to MIL-PRF-38535 requirements. Editorial changes
|
Original
|
5962-R269-92.
MIL-PRF-38535
|
PDF
|
SN54BCT374
Abstract: SN74BCT374 SN74BCT374DW SN74BCT374DWR SN74BCT374N SN74BCT374NSR
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
19reproduction
SN54BCT374
SN74BCT374
SN74BCT374DW
SN74BCT374DWR
SN74BCT374N
SN74BCT374NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20face
|
PDF
|
SN54BCT374
Abstract: SN74BCT374 SN74BCT374DW SN74BCT374DWR SN74BCT374N SN74BCT374NSR
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
19plifiers
SN54BCT374
SN74BCT374
SN74BCT374DW
SN74BCT374DWR
SN74BCT374N
SN74BCT374NSR
|
PDF
|
SN54BCT374
Abstract: SN74BCT374 SN74BCT374DW SN74BCT374DWR SN74BCT374N SN74BCT374NSR
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
SN54BCT374
SN74BCT374
SN74BCT374DW
SN74BCT374DWR
SN74BCT374N
SN74BCT374NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20pplication
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20struments
|
PDF
|
SN54BCT374
Abstract: SN74BCT374 SN74BCT374DW SN74BCT374DWR SN74BCT374N SN74BCT374NSR
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
19onverters
SN54BCT374
SN74BCT374
SN74BCT374DW
SN74BCT374DWR
SN74BCT374N
SN74BCT374NSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
20struments
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
SN54BCT374
SN74BCT374
000-V
A114-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003 D D D Operating Voltage Range of 4.5 V to 5.5 V State-of-the-Art BiCMOS Design Significantly Reduces ICCZ Full Parallel Access for Loading
|
Original
|
SN54BCT374,
SN74BCT374
SCBS019C
000-V
A114-A)
SN54BCT374
|
PDF
|