SN74LV139ADE4 Search Results
SN74LV139ADE4 Price and Stock
Texas Instruments SN74LV139ADE4Decoder/Driver, LV/LV-A/LVX/H Series, Inverted Output, PDSO16 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SN74LV139ADE4 | 2,500 | 1 |
|
Buy Now | ||||||
SN74LV139ADE4 Datasheets (4)
| Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
|---|---|---|---|---|---|---|
| SN74LV139ADE4 |
|
Dual 2-Line To 4-Line Decoders/Demultiplexers 16-SOIC -40 to 85 | Original | |||
| SN74LV139ADE4 |
|
Dual 2-Line To 4-Line Decoders/Demultiplexers | Original | |||
| SN74LV139ADE4 |
|
SN74LV139 - Dual 2-Line To 4-Line Decoders/Demultiplexers 16-SOIC -40 to 85 | Original | |||
| SN74LV139ADE4 |
|
Logic - Signal Switches, Multiplexers, Decoders, Integrated Circuits (ICs), IC DUAL 2-4 DECOD/DEMUX 16-SOIC | Original |
SN74LV139ADE4 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
A115-A
Abstract: C101 SN54LV139A SN74LV139A SN74LV139ARGYR
|
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A A115-A C101 SN54LV139A SN74LV139A SN74LV139ARGYR | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A SN74LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
A115-A
Abstract: C101 SN54LV139A SN74LV139A SN74LV139ARGYR
|
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A A115-A C101 SN54LV139A SN74LV139A SN74LV139ARGYR | |
A115-A
Abstract: C101 SN54LV139A SN74LV139A SN74LV139ARGYR
|
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A A115-A C101 SN54LV139A SN74LV139A SN74LV139ARGYR | |
A115-A
Abstract: C101 SN54LV139A SN74LV139A SN74LV139ARGYR
|
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A A115-A C101 SN54LV139A SN74LV139A SN74LV139ARGYR | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
|
|||
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D Ioff Supports Partial-Power-Down Mode D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on SN54LV139A . . . J OR W PACKAGE |
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I SN54LV139A | |
|
Contextual Info: SN54LV139A, SN74LV139A DUAL 2ĆLINE TO 4ĆLINE DECODERS/DEMULTIPLEXERS SCLS396I − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7.5 ns at 5 V D Support Mixed-Mode Voltage Operation on D All Ports Designed Specifically for High-Speed |
Original |
SN54LV139A, SN74LV139A SCLS396I 000-V A114-A) A115-A) LV139A | |