Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SN74LV00APWT Search Results

    SF Impression Pixel

    SN74LV00APWT Price and Stock

    Texas Instruments SN74LV00APWT

    IC GATE NAND 4CH 2-INP 14TSSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LV00APWT Digi-Reel 29 1
    • 1 $1
    • 10 $0.722
    • 100 $1
    • 1000 $1
    • 10000 $1
    		Buy Now
    SN74LV00APWT Cut Tape 29 1
    • 1 $1
    • 10 $0.722
    • 100 $1
    • 1000 $1
    • 10000 $1
    		Buy Now
    SN74LV00APWT Reel 750
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.50353
    • 10000 $0.46204
    		Buy Now
    Verical SN74LV00APWT 9,750 713
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.4974
    • 10000 $0.4974
    		Buy Now
    SN74LV00APWT 9,500 713
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.4974
    • 10000 $0.4974
    		Buy Now
    Rochester Electronics SN74LV00APWT 19,250 1
    • 1 $0.4681
    • 10 $0.4681
    • 100 $0.44
    • 1000 $0.3979
    • 10000 $0.3979
    		Buy Now

    Rochester Electronics LLC SN74LV00APWT

    IC GATE NAND 4CH 2-INP 14TSSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LV00APWT Bulk 617
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.49
    • 10000 $0.49
    		Buy Now

    Texas Instruments SN74LV00APWTG4

    IC GATE NAND 4CH 2-INP 14TSSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LV00APWTG4 Reel 750
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.50353
    • 10000 $0.46204
    		Buy Now

    SN74LV00APWT Datasheets (11)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    SN74LV00APWT Texas Instruments Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-TSSOP Original PDF
    SN74LV00APWT Texas Instruments Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 Original PDF
    SN74LV00APWT Texas Instruments Original PDF
    SN74LV00APWT Texas Instruments SN74LV00 - Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 Original PDF
    SN74LV00APWTE4 Texas Instruments Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-TSSOP Original PDF
    SN74LV00APWTE4 Texas Instruments Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 Original PDF
    SN74LV00APWTE4 Texas Instruments Quadruple 2-Input Positive-NAND Gates Original PDF
    SN74LV00APWTE4 Texas Instruments SN74LV00 - Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 Original PDF
    SN74LV00APWTG4 Texas Instruments Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-TSSOP Original PDF
    SN74LV00APWTG4 Texas Instruments Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 Original PDF
    SN74LV00APWTG4 Texas Instruments SN74LV00 - Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 Original PDF

    SN74LV00APWT Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    A115-A

    Abstract: C101 SN54LV00A SN74LV00A
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A SN74LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D Ioff Supports Partial-Power-Down Mode D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce SN54LV00A . . . J OR W PACKAGE


    Original     		SN54LV00A, SN74LV00A SCLS389J SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    A115-A

    Abstract: C101 SN54LV00A SN74LV00A
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J PDF

    lv00a

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A lv00a PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    A115-A

    Abstract: C101 SN54LV00A SN74LV00A
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    A115-A

    Abstract: C101 SN54LV00A SN74LV00A lv00a
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J SN54LV00A A115-A C101 SN54LV00A SN74LV00A lv00a PDF

    SN74LV00A

    Abstract: A115-A C101 SN54LV00A
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389H – SEPTEMBER 1997 – REVISED JULY 2003 SN54LV00A . . . J OR W PACKAGE SN74LV00A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 4B 4A 4Y 3B 3A 3Y 1B 1Y


    Original     		SN54LV00A, SN74LV00A SCLS389H SN54LV00A SN74LV00A A115-A C101 SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A PDF

    Untitled

    Abstract: No abstract text available
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389J SN54LV00A PDF

    A115-A

    Abstract: C101 SN54LV00A SN74LV00A
    Text: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389I − SEPTEMBER 1997 − REVISED DECEMBER 2004 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		SN54LV00A, SN74LV00A SCLS389I A115-A C101 SN54LV00A SN74LV00A PDF