SN74LV00ADBLE Search Results
SN74LV00ADBLE Datasheets (3)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
---|---|---|---|---|---|---|
SN74LV00ADBLE |
![]() |
Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 | Original | |||
SN74LV00ADBLE |
![]() |
QUADRUPLE 2-INPUT POSITIVE-NAND GATES | Original | |||
SN74LV00ADBLE |
![]() |
SN74LV00 - Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 | Original |
SN74LV00ADBLE Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A SN74LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D Ioff Supports Partial-Power-Down Mode D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce SN54LV00A . . . J OR W PACKAGE |
Original |
SN54LV00A, SN74LV00A SCLS389J SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389G – SEPTEMBER 1997 – REVISED OCTOBER 2002 SN54LV00A . . . J OR W PACKAGE SN74LV00A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 4B 4A 4Y 3B 3A 3Y 1B |
Original |
SN54LV00A, SN74LV00A SCLS389G SN54LV00A SN74LV00A 000-V A114-A) A115-A) | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J | |
lv00aContextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A lv00a | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A | |
|
|||
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A lv00a
|
Original |
SN54LV00A, SN74LV00A SCLS389J SN54LV00A A115-A C101 SN54LV00A SN74LV00A lv00a | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389I A115-A C101 SN54LV00A SN74LV00A |