Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SCAS671 Search Results

    SCAS671 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    CDCVF25081

    Abstract: CDCVF25081D CDCVF25081DR CDCVF25081DRG4 CDCVF25081PW
    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A CDCVF25081 CDCVF25081D CDCVF25081DR CDCVF25081DRG4 CDCVF25081PW PDF

    CDCVF25081

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A CDCVF25081 PDF

    CDCVF25081

    Abstract: CDCVF25081D CDCVF25081DR CDCVF25081PW CDCVF25081PWG4
    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A CDCVF25081 CDCVF25081D CDCVF25081DR CDCVF25081PW CDCVF25081PWG4 PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) D Phase-Locked Loop-Based Zero-Delay Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671 – OCTOBER 2001 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 10 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the D D D


    Original     		CDCVF25081 SCAS671 16-Pin 7DCVF25081DR CDCVF25081PW CDCVF25081PWR PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    CDCVF25081

    Abstract: CDCVF25081D CDCVF25081DG4 CDCVF25081DR CDCVF25081DRG4
    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A CDCVF25081 CDCVF25081D CDCVF25081DG4 CDCVF25081DR CDCVF25081DRG4 PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    CDCVF25081

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671 – OCTOBER 2001 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 10 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the D D D


    Original     		CDCVF25081 SCAS671 16-Pin CDCVF25081 PDF

    CDCVF25081

    Abstract: CDCVF25081D CDCVF25081DG4 CDCVF25081DR CDCVF25081DRG4
    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A CDCVF25081 CDCVF25081D CDCVF25081DG4 CDCVF25081DR CDCVF25081DRG4 PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    CDCVF25081

    Abstract: CDCVF25081D CDCVF25081DR CDCVF25081PW CDCVF25081PWR
    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A CDCVF25081 CDCVF25081D CDCVF25081DR CDCVF25081PW CDCVF25081PWR PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF

    Contextual Info: CDCVF25081 3.3-V PHASED-LOCK LOOP CLOCK DRIVER SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003 D Phase-Locked Loop-Based Zero-Delay D PACKAGE SOIC PW PACKAGE (TSSOP) (TOP VIEW) Buffer D Operating Frequency: 8 MHz to 200 MHz D Low Jitter (Cycle-Cycle): ±100 ps Over the


    Original     		CDCVF25081 SCAS671A 16-Pin PDF