CDC2516
Abstract: CDC2516DGGR
Text: CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER SCAS579A – OCTOBER 1996 – REVISED JANUARY 1998 D D D D D D D D DGG PACKAGE TOP VIEW Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to Four Banks of Four Outputs
|
Original
|
PDF
|
CDC2516
SCAS579A
48-Pin
CDC2516
CDC2516DGGR
|
CDC2516
Abstract: CDC2516DGGR
Text: CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER SCAS579A – OCTOBER 1996 – REVISED JANUARY 1998 D D D D D D D D DGG PACKAGE TOP VIEW Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to Four Banks of Four Outputs
|
Original
|
PDF
|
CDC2516
SCAS579A
48-Pin
CDC2516
CDC2516DGGR
|
Untitled
Abstract: No abstract text available
Text: CDC2516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER SCAS579A - OCTOBER 1996 - REVISED JANUARY 1998 Phase-Lock Loop Clock Distribution for Synchronous ORAM Applications Distributes One Clock Input to Four Banks of Four Outputs Separate Output Enable for Each Output
|
OCR Scan
|
PDF
|
CDC2516
SCAS579A
48-Pin
|