M13S128168A Search Results

M13S128168A Price and Stock

Filter by Manufacturer


Elite Semiconductor Memory Technology Inc M13S128168A5TG2 2M X 16 BIT X 4 BANKS DOUBLE DATA RATE SDRAM DDR DRAM, 8MX16, 0.7ns, CMOS, PDSO66
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
ComSIT USA	M13S128168A5TG2		431			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Elite Semiconductor Memory Technology Inc M13S128168A5TG2N 2M X 16 BIT X 4 BANKS DOUBLE DATA RATE SDRAM DDR DRAM, 8MX16, 0.7ns, CMOS, PDSO66
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
ComSIT USA	M13S128168A5TG2N		40			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Elite Semiconductor Memory Technology Inc M13S128168A-5TG2N Ddr-sdram 128MB 8MX16 200MHZ
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Win Source Electronics	M13S128168A-5TG2N		1,800			1 - 10 $6.7233 100 $4.4826 1000 $4.4826 10000 $4.4826	Buy Now

M13S128168A Datasheets (10)

Part	Manufacturer	Description	Datasheet Type	PDF
M13S128168A	Elite Semiconductor Memory Technology	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A	Unknown	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-5T	Elite Semiconductor Memory Technology	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-5T	Elite Semiconductor Memory Technology	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-5TG	Unknown	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-6T	Elite Semiconductor Memory Technology	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-6T	Elite Semiconductor Memory Technology	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-6TG	Unknown	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-7.5AB	Elite Memory Technology	2M x 16 Bit x 4 Banks Double Data Rate SDRAM	Original	PDF
M13S128168A-7.5AB	Elite Semiconductor Memory Technology	2M x 16-Bit x 4 Banks Double Data Rate SDRAM	Original	PDF

M13S128168A Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Contextual Info: ESMT M13S128168A Operation temperature condition -40°C~85°C Revision History Revision 1.0 03 Jan. 2007 - Original Revision 1.1 (19 Mar. 2008) - Add BGA package - Modify the waveform of Power up & Initialization Sequence - Modify the θ value of TSOPII package dimension	Original	M13S128168A	PDF
Contextual Info: ESM T M13S128168A 2N Operation Temperature Condition -40°C~85°C DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features Double-data-rate architecture, two data transfers per clock cycle Bi-directional data strobe (DQS) Differential clock inputs (CLK and CLK )	Original	M13S128168A	PDF
Contextual Info: ESMT M13S128168A Revision History Revision 0.1 15 Jan. 2002 - Original Revision 0.2 (19 Nov. 2002) -changed ordering information & DC/AC characteristics Revision 0.1 Revision 0.2 M13S128168A - 5T M13S128168A - 6T M13S128168A - 6T M13S128168A - 7.5AB Revision 0.3 (8 Aug. 2003)	Original	M13S128168A M13S128168A	PDF
Contextual Info: ESMT M13S128168A Revision History Revision 0.1 15 Jan. 2002 - Original Revision 0.2 (19 Nov. 2002) -changed ordering information & DC/AC characteristics Revision 0.1 Revision 0.2 M13S128168A - 5T M13S128168A - 6T M13S128168A - 6T M13S128168A - 7.5AB Revision 0.3 (8 Aug. 2003)	Original	M13S128168A M13S128168A	PDF
Contextual Info: ESMT M13S128168A Operation temperature condition -40°C~85°C Revision History Revision 1.0 03 Jan. 2007 - Original Elite Semiconductor Memory Technology Inc. Publication Date : Jan. 2007 Revision : 1.0 1/48 ESMT M13S128168A Operation temperature condition -40°C~85°C	Original	M13S128168A	PDF
Contextual Info: ESMT Preliminary M13S128168A Revision History Revision 0.1 15 Jan. 2002 - Original Revision 0.2 (19 Nov. 2002) -changed ordering information & DC/AC characteristics Revision 0.1 Revision 0.2 M13S128168A - 5T M13S128168A - 6T M13S128168A - 6T M13S128168A - 7.5AB	Original	M13S128168A M13S128168A	PDF
Contextual Info: ESM T M13S128168A 2N Automotive Grade DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features  Double-data-rate architecture, two data transfers per clock cycle  Bi-directional data strobe (DQS)  Differential clock inputs (CLK and CLK )	Original	M13S128168A	PDF
Contextual Info: ESMT M13S128168A 2N DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features z Double-data-rate architecture, two data transfers per clock cycle z Bi-directional data strobe (DQS) z Differential clock inputs (CLK and CLK ) z DLL aligns DQ and DQS transition with CLK transition	Original	M13S128168A	PDF
DDR SDRAM Abstract: M13S128168A Contextual Info: ESMT M13S128168A 2N Automotive Grade DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features  Double-data-rate architecture, two data transfers per clock cycle  Bi-directional data strobe (DQS)  Differential clock inputs (CLK and CLK ) 	Original	M13S128168A DDR SDRAM M13S128168A	PDF
DDR SDRAM Contextual Info: ESMT M13S128168A 2N DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features  Double-data-rate architecture, two data transfers per clock cycle  Bi-directional data strobe (DQS)  Differential clock inputs (CLK and CLK )  DLL aligns DQ and DQS transition with CLK transition	Original	M13S128168A DDR SDRAM	PDF
Contextual Info: ESMT M13S128168A Revision History Revision 0.1 15 Jan. 2002 - Original Revision 0.2 (19 Nov. 2002) -changed ordering information & DC/AC characteristics Revision 0.1 Revision 0.2 M13S128168A - 5T M13S128168A - 6T M13S128168A - 6T M13S128168A - 7.5AB Revision 0.3 (8 Aug. 2003)	Original	M13S128168A M13S128168A	PDF
Contextual Info: ESMT M13S128168A DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features z JEDEC Standard z Internal pipelined double-data-rate architecture, two data access per clock cycle z Bi-directional data strobe DQS z On-chip DLL z Differential clock inputs (CLK and CLK )	Original	M13S128168A	PDF
M13S128168A Contextual Info: ESMT M13S128168A DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features z JEDEC Standard z Internal pipelined double-data-rate architecture, two data access per clock cycle z Bi-directional data strobe DQS z On-chip DLL z Differential clock inputs (CLK and CLK )	Original	M13S128168A M13S128168A	PDF
Contextual Info: ESMT M13S128168A 2N DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features  Double-data-rate architecture, two data transfers per clock cycle  Bi-directional data strobe (DQS)  Differential clock inputs (CLK and CLK )  DLL aligns DQ and DQS transition with CLK transition	Original	M13S128168A	PDF

CKE 2009 Abstract: M13S128168A Contextual Info: ESMT M13S128168A Operation temperature condition -40°C~85°C DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features z JEDEC Standard z Internal pipelined double-data-rate architecture, two data access per clock cycle z Bi-directional data strobe DQS	Original	M13S128168A CKE 2009 M13S128168A	PDF
Contextual Info: ESMT M13S128168A Revision History Revision 0.1 15 Jan. 2002 - Original Revision 0.2 (19 Nov. 2002) -changed ordering information & DC/AC characteristics Revision 0.1 Revision 0.2 M13S128168A - 5T M13S128168A - 6T M13S128168A - 6T M13S128168A - 7.5AB Revision 0.3 (8 Aug. 2003)	Original	M13S128168A M13S128168A	PDF
M13S128168A Contextual Info: ESMT M13S128168A Revision History Revision 0.1 15 Jan. 2002 - Original Revision 0.2 (19 Nov. 2002) -changed ordering information & DC/AC characteristics Revision 0.1 Revision 0.2 M13S128168A - 5T M13S128168A - 6T M13S128168A - 6T M13S128168A - 7.5AB Revision 0.3 (8 Aug. 2003)	Original	M13S128168A M13S128168A	PDF
M13S128168A Contextual Info: ESMT M13S128168A 2N Operation Temperature Condition -40°C~85°C DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features  Double-data-rate architecture, two data transfers per clock cycle  Bi-directional data strobe (DQS)  Differential clock inputs (CLK and CLK )	Original	M13S128168A M13S128168A	PDF
Contextual Info: ESM T M13S128168A 2N DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features  Double-data-rate architecture, two data transfers per clock cycle  Bi-directional data strobe (DQS)  Differential clock inputs (CLK and CLK )  DLL aligns DQ and DQS transition with CLK transition	Original	M13S128168A	PDF
DDR SDRAM Contextual Info: ESMT M13S128168A 2N Operation Temperature Condition -40°C~85°C DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features z Double-data-rate architecture, two data transfers per clock cycle z Bi-directional data strobe (DQS) z Differential clock inputs (CLK and CLK )	Original	M13S128168A DDR SDRAM	PDF
M13S2561616A-5TG Abstract: 90-FBGA M12L64164A-7T M13S2561616A -5T M11B416256A-25JP diode 6BG 90FBGA M12L128168A-6TG M12L16161A TSOPII Contextual Info: Product Selection Guide of ESMT DRAM Density 4Mb Updated Date : 11/06/2006 Organization Description 256Kb*16 EDO DRAM 5V EDO DRAM 5V EDO DRAM 3.3V EDO DRAM 3.3V Refresh 512 512 512 512 Speed 25ns 35ns 35ns 35ns Package Part Number Pb-free Sample MP Now Now	Original	256Kb 40/44L-TSOPII M11B416256A-25JP M11B416256A-35TG M11L416256SA-35JP M11L416256SA-35TG 40L-SOJ 44-40L-TSOPII 128Mb M13S2561616A-5TG 90-FBGA M12L64164A-7T M13S2561616A -5T M11B416256A-25JP diode 6BG 90FBGA M12L128168A-6TG M12L16161A TSOPII	PDF
M13L128168A-4T Contextual Info: ESMT M13L128168A Revision History Revision 1.3 -Revise operation voltage. page 5 Revision 1.2 -Changed tWTR from 1 tCK to 2 tCK. Revision 1.1 -Changed absolute max. voltage (VIN, VOUT ,VDD ,VDDQ) from 3.6V to 4.0V Parameter Symbol Value Unit VIN, VOUT -0.5 ~ 4.0	Original	M13L128168A M13L128168A-3 M13L128168A-4T	PDF

M13S128168A Search Results

M13S128168A Price and Stock

Elite Semiconductor Memory Technology Inc M13S128168A5TG2

Elite Semiconductor Memory Technology Inc M13S128168A5TG2N

Elite Semiconductor Memory Technology Inc M13S128168A-5TG2N

M13S128168A Datasheets (10)

M13S128168A Datasheets Context Search

DDR SDRAM

DDR SDRAM

M13S128168A

CKE 2009

M13S128168A

M13S128168A

DDR SDRAM

M13S2561616A-5TG

M13L128168A-4T