C9530
Abstract: IMIC9530CT IMIC9530CY IMIC9530CYT
Text: C9530 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter Input Pins OEA SA1 Output Pins SA0 CLKA • Input clock frequency of 25 MHz to 33.3 MHz
|
Original
|
C9530
C9530
25-MHz
IMIC9530CT
IMIC9530CY
IMIC9530CYT
|
PDF
|
C9530
Abstract: IMIC9530CT IMIC9530CY IMIC9530CYT CYI9530
Text: C9530 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter Input Pins OEA SA1 Output Pins SA0 CLKA • Input clock frequency of 25 MHz to 33.3 MHz
|
Original
|
C9530
C9530
25-MHz
IMIC9530CT
IMIC9530CY
IMIC9530CYT
CYI9530
|
PDF
|
Untitled
Abstract: No abstract text available
Text: C9530 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter Input Pins OEA SA1 Output Pins SA0 CLKA • Input clock frequency of 25 MHz to 33.3 MHz
|
Original
|
C9530
|
PDF
|
cyi9530
Abstract: C9530 IMIC9530CT IMIC9530CY IMIC9530CYT cyi9530zxc
Text: C9530 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter Input Pins OEA Output Pins SA1 SA0 CLKA • Input clock frequency of 25 MHz to 33.3 MHz
|
Original
|
C9530
cyi9530
C9530
IMIC9530CT
IMIC9530CY
IMIC9530CYT
cyi9530zxc
|
PDF
|
C9530
Abstract: IMIC9530CT IMIC9530CY IMIC9530CYT
Text: C9530 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter • Input clock frequency of 25 MHz to 33.3 MHz • Output frequencies of XINx1, XINx2, XINx3 and XINx4
|
Original
|
C9530
C9530
25-MHz
IMIC9530CT
IMIC9530CY
IMIC9530CYT
|
PDF
|