IDT74ALVC74 Search Results
IDT74ALVC74 Price and Stock
Integrated Device Technology Inc IDT74ALVC74PG |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
IDT74ALVC74PG | 3,796 |
|
Get Quote | |||||||
![]() |
IDT74ALVC74PG | 3,036 |
|
Buy Now | |||||||
Others IDT74ALVC74PGINSTOCK |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
IDT74ALVC74PG | 99 |
|
Get Quote |
IDT74ALVC74 Datasheets (9)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
---|---|---|---|---|---|---|
IDT74ALVC74DC | Integrated Device Technology | 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET | Original | |||
IDT74ALVC74DC8 | Integrated Device Technology | Flip-Flop, Positive-Edge, D Flip-Flop, 2-Element, 1-Input, 14-SOP | Original | |||
IDT74ALVC74H16374PA | Integrated Device Technology | Original | ||||
IDT74ALVC74H16374PF | Integrated Device Technology | Original | ||||
IDT74ALVC74H16374PV | Integrated Device Technology | Original | ||||
IDT74ALVC74PG | Integrated Device Technology | 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET | Original | |||
IDT74ALVC74PG8 | Integrated Device Technology | Flip-Flop, Positive-Edge, D Flip-Flop, 2-Element, 1-Input, 14-TSSOP | Original | |||
IDT74ALVC74PY | Integrated Device Technology | 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET | Original | |||
IDT74ALVC74PY8 | Integrated Device Technology | Flip-Flop, Positive-Edge, D Flip-Flop, 2-Element, 1-Input, 14-SSOP | Original |
IDT74ALVC74 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: IDT74ALVC74 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET FEATURES: IDT74ALVC74 DESCRIPTION: • 0.5 MICRON CMOS Technology • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using |
Original |
IDT74ALVC74 MIL-STD-883, 200pF, IDT74ALVC74 | |
Contextual Info: 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET IDT74ALVC74 ADVANCE INFORMATION D E S C R IP T IO N : FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 |
OCR Scan |
MIL-STD-883, 200pF, ALVC74: IDT74ALVC74 S014-1) S014-2) S014-3) | |
XCLK33Contextual Info: IDT74ALVC74 3.3V CMOS DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE IDT74ALVC74 ADVANCE INFORMATION 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET DESCRIPTION: FEATURES: This dual positive-edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. A low level at the preset PRE or |
Original |
IDT74ALVC74 SO14-1) SO14-2) SO14-3) XCLK33 | |
Contextual Info: IDT74ALVC74 3.3V CMOS DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET IDT74ALVC74 DESCRIPTION: FEATURES: This dual positive-edge-triggered D-type flip-flop is built using advanced |
Original |
IDT74ALVC74 SO14-1) SO14-2) SO14-3) | |
74LVC05
Abstract: 7400 datasheet 2-input nand gate 74LVC05A LVC1G04 transistor x1 pv 25 inverter board design pv 74ALVC1G04 74ALVCH244 7400 nand gate series 74ALVC1G14
|
Original |
32-bit, compatibilit-7850 74LVC05 7400 datasheet 2-input nand gate 74LVC05A LVC1G04 transistor x1 pv 25 inverter board design pv 74ALVC1G04 74ALVCH244 7400 nand gate series 74ALVC1G14 | |
Contextual Info: 3.3V CMOS DUAL POSITIVEEDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 1,27mm pitch SOIC, 0.65mm pitch SSOP and |
OCR Scan |
MIL-STD-883, 200pF, IDT74ALVC74 | |
philips diode PH 33J
Abstract: UM61256FK-15 sem 2106 inverter diagram IDT7024L70GB um61256 UM61256ak sram um61256fk15 HIGH VOLTAGE ISOLATION DZ 2101 C5584 IDT74LVC1G07ADY
|
Original |
10-BIT QS3L384) QS3L2384 QS3L384 QS3L2384 philips diode PH 33J UM61256FK-15 sem 2106 inverter diagram IDT7024L70GB um61256 UM61256ak sram um61256fk15 HIGH VOLTAGE ISOLATION DZ 2101 C5584 IDT74LVC1G07ADY | |
Contextual Info: 3.3V CMOS DUAL POSITIVEEDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 1.27mm pitch SOIC, 0.65mm pitch SSOP and |
OCR Scan |
MIL-STD-883, 200pF, IDT74ALVC74 | |
UM61256FK-15
Abstract: YD 6409 philips diode PH 33J um61256 um61256ak-15 PZ 5805 PHILIPS UM6164 KM6264BLS-7 UM61256ak sram IDT8M624
|
Original |
74F257, 74FCT257, 74FCT257T QS32257 QS3257 QS32257 UM61256FK-15 YD 6409 philips diode PH 33J um61256 um61256ak-15 PZ 5805 PHILIPS UM6164 KM6264BLS-7 UM61256ak sram IDT8M624 |