Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP4SGX230 Search Results

    SF Impression Pixel

    EP4SGX230 Price and Stock

    Intel Corporation EP4SGX230DF29I3

    IC FPGA 372 I/O 780FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP4SGX230DF29I3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP4SGX230FF35I4

    IC FPGA 564 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP4SGX230FF35I4 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP4SGX230KF40I3

    IC FPGA 744 I/O 1517FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP4SGX230KF40I3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP4SGX230FF35C3

    IC FPGA 564 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP4SGX230FF35C3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP4SGX230FF35I3

    IC FPGA 564 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP4SGX230FF35I3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    Verical EP4SGX230FF35I3 19 1
    • 1 $3161.32
    • 10 $2709.7
    • 100 $2709.7
    • 1000 $2709.7
    • 10000 $2709.7
    Buy Now
    Arrow Electronics EP4SGX230FF35I3 19 99 Weeks 1
    • 1 $3161.32
    • 10 $2709.7
    • 100 $2709.7
    • 1000 $2709.7
    • 10000 $2709.7
    Buy Now

    EP4SGX230 Datasheets (84)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP4SGX230DF29C2NES Altera Stratix IV (E, GX, GT) FPGAs: Think AND, not OR; 780 pin FBGA; 0 to 85°C Original PDF
    EP4SGX230DF29C2NES Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C2X Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C2XES Altera Stratix IV (E, GX, GT) FPGAs: Think AND, not OR; 780 pin FBGA; 0 to 85°C Original PDF
    EP4SGX230DF29C2XES Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C2XN Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C3 Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C3ES Altera Stratix IV (E, GX, GT) FPGAs: Think AND, not OR; 780 pin FBGA; 0 to 85°C Original PDF
    EP4SGX230DF29C3ES Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C3N Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C3NES Altera Stratix IV (E, GX, GT) FPGAs: Think AND, not OR; 780 pin FBGA; 0 to 85°C Original PDF
    EP4SGX230DF29C3NES Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C4 Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C4ES Altera Stratix IV (E, GX, GT) FPGAs: Think AND, not OR; 780 pin FBGA; 0 to 85°C Original PDF
    EP4SGX230DF29C4ES Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C4N Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29C4NES Altera Stratix IV (E, GX, GT) FPGAs: Think AND, not OR; 780 pin FBGA; 0 to 85°C Original PDF
    EP4SGX230DF29C4NES Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29I3 Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF
    EP4SGX230DF29I3N Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 372 I/O 780FBGA Original PDF

    EP4SGX230 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ag33 diode

    Abstract: AJ11 AB29 AB30 AC25 AP-19 DQ20b
    Text: Pin Information for the Stratix IV GX EP4SGX230 Device Version 1.3 Bank Number 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1C 1C 1C 1C 1C 1C


    Original
    PDF EP4SGX230 PT-EP4SGX230-1 ag33 diode AJ11 AB29 AB30 AC25 AP-19 DQ20b

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original
    PDF CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V

    PCN1205

    Abstract: EP3C120F780I7N EP4CE30F29I8LN EP4CGX50CF23C8 EP2SGX125GF1508C4 EP3C16F484C8N EP4SGF45I3
    Text: Revision: 1.3.0 PROCESS CHANGE NOTIFICATION P C N1 2 0 5 ADDITIONAL ASSEMBLY SOURCE ASE AND TRANSITION TO CENTER PIN GATE MOLD FOR FBGA PACKAGES Change Description This is an update to PCN1205; please see the revision history table for information specific to this


    Original
    PDF PCN1205; Reco0HF35I4 EP4SGX230HF35I4N EP4SGXHF35I3* EP4SGXKH40I3* EP4SGXKH40I3N* EP4SH40C2N* EP4SGF45I3* EP4SGX290NF45C2 PCN1205 EP3C120F780I7N EP4CE30F29I8LN EP4CGX50CF23C8 EP2SGX125GF1508C4 EP3C16F484C8N EP4SGF45I3

    Untitled

    Abstract: No abstract text available
    Text: RapidIO Dynamic Data Rate Reconfiguration Reference Design for Stratix IV GX Devices AN-617-1.0 Application Note The RapidIO dynamic data rate reconfiguration reference design demonstrates how to use the ALTGX_RECONFIG megafunction to reconfigure the RapidIO MegaCore®


    Original
    PDF AN-617-1 EP4SGX230KF40C3ES

    SATA hard disk controller

    Abstract: sAta to ide Altera 6G FPGA Dev Kit sata connector datasheet hard disk sata II sata controller SAS controller chip sata ddr3 sata controller RAID SATA controller chip
    Text: Understanding 40-nm FPGA Solutions for SATA/SAS WP-01093-2.0 White Paper This white paper describes the SATA and SAS protocols, how the protocols are used, explains the value SATA and SAS in terms of usage in an FPGA, and illustrates how Altera FPGAs can be used to develop a SATA or SAS solution.


    Original
    PDF 40-nm WP-01093-2 SATA hard disk controller sAta to ide Altera 6G FPGA Dev Kit sata connector datasheet hard disk sata II sata controller SAS controller chip sata ddr3 sata controller RAID SATA controller chip

    crc 16 verilog

    Abstract: EP4SE820 EP4SE230 EP4SE360 EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70
    Text: 11. SEU Mitigation in Stratix IV Devices SIV51011-3.1 This chapter describes how to use the error detection cyclical redundancy check CRC feature when a Stratix IV device is in user mode and recovers from CRC errors. The purpose of the error detection CRC feature in the Stratix IV device is to


    Original
    PDF SIV51011-3 crc 16 verilog EP4SE820 EP4SE230 EP4SE360 EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70

    EP4CE15

    Abstract: EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12
    Text: Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your


    Original
    PDF RN-01057 EP4CE15 EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12

    EPC gen2

    Abstract: modelsim 6.3f EPC gen2 encoder 10670745 alt4gxb RD1018 EP4SE530 EP4SGX290 EP4SGX360 EP4SGX70
    Text: Quartus II Software Release Notes November 2008 Quartus II software version 8.1 This document provides late-breaking information about the following areas of this version of the Altera Quartus® II software. For information about memory, disk space, and system requirements, refer to the readme.txt file in your


    Original
    PDF RN-01039-1 EPC gen2 modelsim 6.3f EPC gen2 encoder 10670745 alt4gxb RD1018 EP4SE530 EP4SGX290 EP4SGX360 EP4SGX70

    EP4SGX70

    Abstract: EP4S100G4 EP4SE230 EP4SGX180 EP4S40G2 EP4SGX360
    Text: 5. Clock Networks and PLLs in Stratix IV Devices SIV51005-3.1 This chapter describes the hierarchical clock networks and phase-locked loops PLLs which have advanced features in Stratix IV devices. It includes details about the ability to reconfigure the PLL counter clock frequency and phase shift in real time,


    Original
    PDF SIV51005-3 EP4SGX70 EP4S100G4 EP4SE230 EP4SGX180 EP4S40G2 EP4SGX360

    CKE 2009

    Abstract: DDR2 sdram pcb layout guidelines EP4SE360 EP4SGX180 EP4SGX290 EP4SGX360 F572 QDR pcb layout DDR3 pcb layout guide DDR3 sdram pcb layout guidelines
    Text: Section I. Device and Pin Planning 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_PLAN_PIN-2.0 Document Version: Document Date: 20 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    HDMI to SDI converter chip

    Abstract: hdmi SDI ICS81001 dvi "led display" lcd cross reference HDMI to HD-SDI converter chip controller for sdram udx3 HDMI VIDEO CAPTURE CARD OSD workbench
    Text: AN 604: High Definition Video Reference Design UDX3 AN-604-1.0 March 2010 Introduction The Altera video series of reference designs deliver high-quality up, down, and cross conversion of standard definition (SD), high definition (HD), and 3 gigabits per


    Original
    PDF AN-604-1 HDMI to SDI converter chip hdmi SDI ICS81001 dvi "led display" lcd cross reference HDMI to HD-SDI converter chip controller for sdram udx3 HDMI VIDEO CAPTURE CARD OSD workbench

    EP4SGX180KF40

    Abstract: f1517 EP4SGX180DF29 EP4SGX290KF40 228K EP4SGX230KF40 EP4SGX360KF40 EP4SGX290FF35 HC4GX25LF1152N EP4SGX180FF35
    Text: HardCopy IV GX ASIC Product Table v0.123 HardCopy Base Die HardCopy IV GX ASIC Package Body Size 2 LAF780 (29 mm) Generic Part Number HC4GX15LAF780N HC4GX15 LF780 (29 mm) LF780 (29 mm) LF1152 (35 mm) HC4GX15LF780N HC4GX25LF780N HC4GX25LF1152N HC4GX25 FF1152 (35 mm)


    Original
    PDF 18x18 M144Ks EP4SGX70DF29 LAF780 HC4GX15LAF780N EP4SGX110DF29 LF780 HC4GX15LF780N HC4GX25LF780N EP4SGX180KF40 f1517 EP4SGX180DF29 EP4SGX290KF40 228K EP4SGX230KF40 EP4SGX360KF40 EP4SGX290FF35 HC4GX25LF1152N EP4SGX180FF35

    Msi 533 Motherboard

    Abstract: MICRON ddr3 MT41J64M16 latest computer motherboard circuit diagram verilog code for pci express memory transaction MT41J64M16 JES79-3C UniPHY DDR3 "application note" Intel x58 MICRON ddr3 MT41J64M16 application
    Text: PCI Express to External Memory Reference Design AN-431-1.4 Application Note Introduction The Altera PCI Express to External Memory Reference Design provides a sample interface between the Altera PCI Express MegaCore® function and a 64-bit external memory. Altera offers this reference design to demonstrate the operation of the PCI


    Original
    PDF AN-431-1 64-bit Msi 533 Motherboard MICRON ddr3 MT41J64M16 latest computer motherboard circuit diagram verilog code for pci express memory transaction MT41J64M16 JES79-3C UniPHY DDR3 "application note" Intel x58 MICRON ddr3 MT41J64M16 application

    10G BERT

    Abstract: circuit diagram of rf transmitter and receiver HD-SDI over sdh SDH 209 remote control transmitter and receiver circuit 5 channel RF transmitter and Receiver circuit CDR 211 AC circuit diagram of PPM transmitter and receiver circuit diagram video transmitter and receiver core i3 mother board circuit
    Text: Stratix IV Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.1 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    doorbell project

    Abstract: doorbell circuit diagram small doorbell project ep4cgx75df27 doorbell circuit working crc verilog code 16 bit ccitt block code error management, verilog doorbell application doorbell circuit application EP2C50F484C6
    Text: RapidIO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    TSMC 40nm

    Abstract: EP4SE230 interlaken EP4SE360 EP4SE530 EP4SGX70 GPON SoC
    Text: think AND not OR Altera @ 40 nm What if you could design with the highest performance AND the lowest power? With the benefits of both FPGAs AND ASICs? With design software delivering the highest logic utilization AND the fastest compile times? You can, with


    Original
    PDF 40-nm GB-01007-1 TSMC 40nm EP4SE230 interlaken EP4SE360 EP4SE530 EP4SGX70 GPON SoC

    5v to 9v voltage regulator

    Abstract: No abstract text available
    Text: White Paper Voltage Regulator Selection for FPGAs Introduction As FPGAs increase in sophistication to provide additional features such as phase-locked loops PLLs , memory interfaces, and transceiver functionality, the power requirements and designs for FPGAs are becoming more


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: TR4 User Manual 1 www.terasic.com March 18, 2014 CONTENTS CHAPTER 1 OVERVIEW . 1 1.1 GENERAL DESCRIPTION . 1


    Original
    PDF

    TIMER FINDER TYPE 85.32

    Abstract: tsmc design rule 40-nm FINDER TYPE 85.32 Texas Instruments Stratix IV EP4S series Power Ref Design 8 tap fir filter verilog FBP BGA
    Text: Stratix IV Device Handbook Volume 1 Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.4 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.


    Original
    PDF

    PMD 1000

    Abstract: IC ax 2008 USB FM PLAYER ,national semiconductor Linear brief lb-3 EP4SGX230KF40 pin DIAGRAM OF DIP TOP 244 PN bc 1024 cq 724 g diode FM transmiter 10PIN fm recevier project report mbp schematic
    Text: Stratix IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-2.0 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-5.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.


    Original
    PDF

    tsmc design rule 40-nm

    Abstract: No abstract text available
    Text: Stratix IV Device Handbook Volume 1 Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.2 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.


    Original
    PDF

    EP4CE6 package

    Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
    Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original
    PDF DS-PKG-16 EP4CE6 package EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80

    EP4S

    Abstract: EP4S40G5H40 higig specification EP4SGX180 EP4SGX70 ep4sgx230f1517 TSMC 40nm interlaken higig fbga -1932
    Text: 1. Overview for the Stratix IV Device Family February 2011 SIV51001-3.2 SIV51001-3.2 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original
    PDF SIV51001-3 40-nm EP4S EP4S40G5H40 higig specification EP4SGX180 EP4SGX70 ep4sgx230f1517 TSMC 40nm interlaken higig fbga -1932