DM74ALS166M Search Results

d6060

Abstract: D-B20M 102578
Text: DM74ALS166 8-Bit Parallel Load Shift Register General Description able or clock inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be freerunning, and the register can be stopped on command with