Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CLK14 Search Results

    CLK14 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: Clock generator 1/3 Host Clock HCLK Frequency set at power-up by 3 strap inputs Frequency available: 50, 66 and 80 MHz ISA Clock (ISACLK) Frequency can be selected by software Frequency available: CLK14M/2 or PCICLK/4 PCI Clock (PCICLK) Frequency set at power-up by a strap input


    Original     		PDF CLK14M/2 14MHz 24MHz OSC14M 318MHz iOSC14M/2 27MHz

    Untitled

    Abstract: No abstract text available
    Text: Clock generator 1/3 Host Clock HCLK Frequency set at power-up by 3 strap inputs Frequency available: 50, 66 and 75 MHz ISA Clock (ISACLK) Frequency can be selected by software Frequency available: CLK14M/2 or PCICLK/4 PCI Clock (PCICLK) Frequency set at power-up by a strap input


    Original     		PDF CLK14M/2 14MHz 24MHz OSC14M 318MHz iOSC14M/2 27MHz

    LVDS 30 pin hirose LVDS

    Abstract: LC420W02-A4 LG LVDS LVDS 30 pin cable LVDS 20 pin hirose LVDS hirose 6 pin cable lvds cable 30 pin lvds cable Hirose DF14 LC420W02
    Text: TOLERANCE: +10mm -10mm HS1 GND8 20 GND7 19 TX3+ 18 TX317 GND6 16 CLK+ 15 CLK14 GND5 13 TX2+ 12 TX211 GND4 10 TX1+ 9 TX18 GND3 7 TX0+ 6 TX05 GND2 4 GND1 3 12VLCD2 2 12VLCD1 1 DF14-20S-1.25C HIROSE Pin 20 Pin 1 TX0+ TX1+ TX2+ TX3+ GND7 CLK+ GND5 GND3 GND1 12VLCD1


    Original     		PDF -10mm TX317 CLK14 TX211 12VLCD2 12VLCD1 DF14-20S-1 TX310 LVDS 30 pin hirose LVDS LC420W02-A4 LG LVDS LVDS 30 pin cable LVDS 20 pin hirose LVDS hirose 6 pin cable lvds cable 30 pin lvds cable Hirose DF14 LC420W02

    FI-S20S

    Abstract: JAE LVDS 30 PIN ALR-1400 JAE LVDS FI-SE20M lvds cable 30AWG LVDS 30 pin hirose LVDS lvds 1920 LVDS 30 pin cable
    Text: TOLERANCE: +10mm -10mm Pin 1 Pin 20 TX02 1 TX14 3 6 5 TX28 7 10 9 GND2 12 11 CLK14 13 GND6 16 15 18 17 20 19 22 21 24 23 26 25 GND4 28 27 30 29 32 31 VLCD2 34 33 36 35 38 37 40 39 DF13-40DS-1.25C TX0+ TX1+ N.C 1 GND7 2 N.C 3 N.C 4 GND6 5 CLK+ 6 CLK7 GND5 8


    Original     		PDF -10mm CLK14 DF13-40DS-1 TX210 TX113 TX016 FI-S20S FI-SE20M) DF-40DS-1 FI-S20S JAE LVDS 30 PIN ALR-1400 JAE LVDS FI-SE20M lvds cable 30AWG LVDS 30 pin hirose LVDS lvds 1920 LVDS 30 pin cable

    Untitled

    Abstract: No abstract text available
    Text: Clock generator 1/3 Host Clock HCLK Frequency set at power-up by 3 strap inputs Frequency available: 50, 66 and 80 MHz ISA Clock (ISACLK) Frequency can be selected by software Frequency available: CLK14M/2 or PCICLK/4 PCI Clock (PCICLK) Frequency set at power-up by a strap input


    Original     		PDF CLK14M/2 14MHz 24MHz OSC14M 318MHz iOSC14M/2 27MHz

    Untitled

    Abstract: No abstract text available
    Text: Clock generator 1/3 Host Clock HCLK Frequency set at power-up by 3 strap inputs Frequency available: 100 and 133 MHz ISA Clock (ISACLK) Frequency can be selected by software Frequency available: CLK14M/2 or PCICLK/4 PCI Clock (PCICLK) Frequency set at power-up by a strap input


    Original     		PDF CLK14M/2 14MHz 24MHz OSC14M 318MHz iOSC14M/2 27MHz

    JAE LVDS

    Abstract: FI-S20S digital view lvds cable TX05 JAE LVDS 30 30AWG FI-SE20M TX01 JAE LVDS 30 PIN
    Text: TOLERANCE: +10mm -10mm HS1 VLCD1 1 VLCD2 2 GND1 3 GND2 4 Tx05 Tx0+ 6 GND3 7 Tx18 Tx1+ 9 GND4 10 Tx211 Tx2+ 12 GND5 13 CLK14 CLK+ 15 GND6 16 17 18 19 GND7 20 FI-S20S OR FI-SE20M JAE Pin 1 Pin 20 TX0+ TX1+ TX2+ GND1 CLK+ GND5 GND3 GND7 CN2 TX01 2 TX13 4 5


    Original     		PDF -10mm Tx211 CLK14 FI-S20S FI-SE20M) CLK13 DF13-40DS-1 DF-40DS-1 JAE LVDS FI-S20S digital view lvds cable TX05 JAE LVDS 30 30AWG FI-SE20M TX01 JAE LVDS 30 PIN

    Untitled

    Abstract: No abstract text available
    Text: Clock generator 1/3 Host Clock HCLK Frequency set at power-up by 3 strap inputs Frequency available: 66, 75 and 90 MHz ISA Clock (ISACLK) Frequency can be selected by software Frequency available: CLK14M/2 or PCICLK/4 PCI Clock (PCICLK) Frequency set at power-up by a strap input


    Original     		PDF CLK14M/2 14MHz 24MHz OSC14M 318MHz iOSC14M/2 27MHz

    ep4cgx30f484

    Abstract: EP4CE115 CYIV-5V1-1 EP4CGX EP4CE55 EP4CE15 sigma delta lcd screen lvds 40 pin diagram ep4ce22 ep4ce40
    Text: Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.5 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    relay 5v 100 ohm

    Abstract: VN64GA relay 12v 100 ohm relay 6v 100 ohm VN64GA datasheet opto triac MPF102 relay 12v 180 ohm 2N2222 MM74C908
    Text: TransGuard TYPICAL CIRCUITS REQUIRING PROTECTION The following applications and schematic diagrams show where TransGuards® might be used to suppress various transient voltages: • ASIC Reset & Vcc Protection • Micro Controllers, Relays, DC Motors • I/O Port Protection


    Original     		PDF IOCS16 DO-15 CLK14 VC06LC18X500 1N4148 2N4400 2N6659 2N2222 VN64GA relay 5v 100 ohm VN64GA relay 12v 100 ohm relay 6v 100 ohm VN64GA datasheet opto triac MPF102 relay 12v 180 ohm 2N2222 MM74C908

    ENE3127B

    Abstract: NDK America ndk TCXO STCD1020 STCD1020RDG6E STCD1030 STCD1040 STCD1040RDM6F TDFN12
    Text: STCD1020, STCD1030, STCD1040 Multichannel clock distribution circuit Features • 2, 3 or 4 outputs buffered clock distribution ■ Single-ended sine wave or square wave clock input and output ■ Individual clock enable for each output ■ Lower fan-out on clock source


    Original     		PDF STCD1020, STCD1030, STCD1040 STCD1020 STCD1030 10-lead STCD1040 12-lead ENE3127B NDK America ndk TCXO STCD1020RDG6E STCD1040RDM6F TDFN12

    Untitled

    Abstract: No abstract text available
    Text: External Memory Interfaces in Stratix V Devices 7 2012.12.28 SV51008 Subscribe Feedback The Stratix V devices provide an efficient architecture that allows you to fit wide external memory interfaces to support a high level of system bandwidth within the small modular I/O bank structure. The I/Os are


    Original     		PDF SV51008

    MPC8255

    Abstract: MPC8260 MPC860 SPEC95
    Text: Advance Information MPC8255EC/D Rev. 0.1, 2/2002 MPC8255 Hardware Specifications This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC8255 PowerQUICC II communications processor.


    Original     		PDF MPC8255EC/D MPC8255 MPC8255 MPC8260 MPC860 SPEC95

    Untitled

    Abstract: No abstract text available
    Text: LTC2452 Ultra-Tiny, Differential, 16-Bit ΔΣ ADC with SPI Interface DESCRIPTION FEATURES ±VCC Differential Input Range n 16-Bit Resolution Including Sign , No Missing Codes n 2LSB Offset Error n 4LSB Full-Scale Error n 60 Conversions Per Second n Single Conversion Settling Time for Multiplexed


    Original     		PDF LTC2452 16-Bit 16-Bit TSOT-23 LTC2450-1 LTC2451 30Hz/60Hz LTC2453

    SCK 016 thermistor

    Abstract: LTC2450
    Text: LTC2450 Easy-to-Use, Ultra-Tiny 16-Bit DS ADC Description Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ GND to VCC Single-Ended Input Range 0.02LSB RMS Noise 2LSB INL, No Missing Codes 2LSB Offset Error 4LSB Full-Scale Error Single Conversion Settling Time for Multiplexed


    Original     		PDF LTC2450 16-Bit 02LSB 600nVRMS 10-Lead LTC2485 24-Bit, LTC6241 SCK 016 thermistor LTC2450

    PT4069

    Abstract: VALOR pt4069 LT6030 23Z90SM 23Z128 TCI antenna Valor Electronics td01-0756k TD42-2006Q ethernet transformer Application Note
    Text: MB86961A UNIVERSAL INTERFACE FOR 10BASE-T Application Note: CONNECTING TO THE MC68EN360 QUICC March 1997 Overview This application note describes one method of connecting the Fujitsu MB86961A Universal Interface for 10Base-T to the Motorola MC68EN360 Quad Integrated Interface Controller QUICC which has specially


    Original     		PDF MB86961A 10BASE-T MC68EN360 MB86961A 10Base-T PT4069 VALOR pt4069 LT6030 23Z90SM 23Z128 TCI antenna Valor Electronics td01-0756k TD42-2006Q ethernet transformer Application Note

    block diagram of iris scan

    Abstract: 22 pin ccd CCD IMAGE iris scan 5281A CCD 22 pin LC9948g LC9947G LC9949G SQFP64
    Text: Ordering number : EN*5281A CMOS LSI LC99012A-S Black-and-White CCD Timing Generator Preliminary Overview Package Dimensions The LC99012A-S is a timing generator for the 1/5-inch LC9947G and LC9948G and the 1/6-inch LC9949G black-and-white CCD image sensors.


    Original     		PDF LC99012A-S LC99012A-S LC9947G LC9948G LC9949G block diagram of iris scan 22 pin ccd CCD IMAGE iris scan 5281A CCD 22 pin LC9949G SQFP64

    PC MOTHERBOARD msi SERVICE MANUAL

    Abstract: 16C550 82077AA CR01 CR02 FDC37N769 NS16C550
    Text: FDC37N769 3.3V Super I/O Controller with Infrared Support for Portable Applications FEATURES ƒ ƒ ƒ ƒ ƒ ƒ ƒ 3.3 Volt Operation Intelligent Auto Power Management 16 Bit Address Qualification Optional 2.88MB Super I/O Floppy Disk Controller - Licensed CMOS 765B Floppy Disk Controller


    Original     		PDF FDC37N769 82077AA PC MOTHERBOARD msi SERVICE MANUAL 16C550 CR01 CR02 FDC37N769 NS16C550

    MPC8255

    Abstract: MPC8260 MPC860 SPEC95
    Text: Freescale Semiconductor, Inc. Advance Information MPC8255EC/D Rev. 0.4, 5/2002 Freescale Semiconductor, Inc. MPC8255 Hardware Specifications This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC8255 PowerQUICC II


    Original     		PDF MPC8255EC/D MPC8255 MPC8255 MPC8260 MPC860 SPEC95

    fe3001

    Abstract: No abstract text available
    Text: FE3001 WESTERN DIGITAL Figure 2. FE300I Block Diagram AT Control Logic I FE3001 WESTERN DIGITAL 84 1 CLK16 CLKHS 83 CLK14 55 56 RESIN PROCLK SYSCLK DMACLK TMRCLK PCLK PCLK ftÉSÓPU CLK287 ÒLYWR DMAMR RESET ÖNBRDL" 50 CPURES 51 MNIO MÉMC316 IOCS 16 ¿EROWS


    OCR Scan     		PDF FE3001 FE300I CLK14 CLK16 CLK287 MC316 fe3001

    SBP9989

    Abstract: No abstract text available
    Text: TEXAS INSTR -CUC/UP} 2^ 8 9 6 17 22 TEXAS INSTR UC/UP DE j flTbl7H2 DDS1E3S 7 | I 29C 21235 T S 2 - 3 3 '0 3 D SBP9964 TIM IN G C O N T R O LLER FOR THE SBP9900A 1. IN TRO DU CTIO N KEY FEATURES • 1.2 14-Bit Interval Timer-Event Counter • R E S E T , H O L D , and L O A D synchronization


    OCR Scan     		PDF SBP9964 SBP9900A 14-Bit 24-pin SBP9964 14-bit, P9900A/SB P9989 P9964C SBP9989

    Untitled

    Abstract: No abstract text available
    Text: CB683 f C System Clock Buffer Approved Product _ PRODUCT FEA TURES_ • 24 output buffer divided into 3 groups for high clock fanout applications for CPU and PCI clocks. ■ Each output can be internally disabled for EMI reduction ■ EMI is further reduced by requiring only 1 single


    OCR Scan     		PDF CB683 CB683AAB IMICB683AAB

    SP9210

    Abstract: SP9210DG DG28 LC28 SP9210BBDG
    Text: ADVANCE INFORMATION SP9210 200MHz DUAL 4-BIT LATCH The SP9210 is a dual 4-bit master/slave D-type flip-flo p with asynchronous set and reset w hich override the clock input. Data is entered into the master when the clock is low and is transferred to the slave on the positive transition of the clock,


    OCR Scan     		PDF SP9210 200MHz SP9210 145mA 330pA SP9210DG 100C1 SP9210DG DG28 LC28 SP9210BBDG

    WD7600

    Abstract: No abstract text available
    Text: WD76C20ALV INTRODUCTION 1.0 INTRODUCTION 1.1 DOCUMENT SCOPE • This data sheet applies to both the 3.3 volt or 5.0 volt or 3.3 volt and 5.0 volt mixed voltage WD76C20ALV device. The WD76C20ALV can be used with either a 5.0 volt power supply or a low voltage 3.3 volt power supply. Some references are


    OCR Scan     		PDF WD76C20ALV WD76C20ALV WD76C20A 100-pin 84-PIN WD7600