Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CD74AC10 Search Results

    CD74AC10 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CD74AC10M Texas Instruments Triple 3-Input NAND Gates 14-SOIC -55 to 125 Visit Texas Instruments Buy
    CD74AC10M96 Texas Instruments Triple 3-Input NAND Gates 14-SOIC -55 to 125 Visit Texas Instruments Buy
    CD74AC109E Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 Visit Texas Instruments Buy
    CD74AC10E Texas Instruments Triple 3-Input NAND Gates 14-PDIP -55 to 125 Visit Texas Instruments Buy
    CD74AC109M96 Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 Visit Texas Instruments Buy
    SF Impression Pixel

    CD74AC10 Price and Stock

    Rochester Electronics LLC CD74AC10M

    IC GATE NAND 3CH 3-INP 14SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CD74AC10M Tube 80,550 460
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.65
    • 10000 $0.65
    Buy Now

    Rochester Electronics LLC CD74AC10E

    IC GATE NAND 3CH 3-INP 14DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CD74AC10E Tube 27,606 764
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.39
    • 10000 $0.39
    Buy Now

    Rochester Electronics LLC CD74AC10M96

    IC GATE NAND 3CH 3-INP 14SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CD74AC10M96 Bulk 23,355 1,071
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.28
    Buy Now

    Rochester Electronics LLC CD74AC109E

    IC FF JK TYPE DUAL 1BIT 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CD74AC109E Tube 7,965 608
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.49
    • 10000 $0.49
    Buy Now

    Rochester Electronics LLC CD74AC109M

    DUAL J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CD74AC109M Bulk 5,940 5,940
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.06
    Buy Now

    CD74AC10 Datasheets (52)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CD74AC10 Texas Instruments Triple 3-Input NAND Gate Original PDF
    CD74AC109 Texas Instruments DUAL J-K FLIP-FLOP WITH SET RESET Original PDF
    CD74AC109E Texas Instruments CD74AC109 Dual Positive-edge-triggered J-k Flip-flops With Set and Reset Original PDF
    CD74AC109E Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 Original PDF
    CD74AC109E Texas Instruments Dual J-K Flip-Flop with Set and Reset Original PDF
    CD74AC109E Harris Semiconductor Dual J-K Flip-Flop with Set and Reset Scan PDF
    CD74AC109E Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    CD74AC109EE4 Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset Original PDF
    CD74AC109EE4 Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 Original PDF
    CD74AC109EG4 Texas Instruments Integrated Circuits (ICs) - Logic - Flip Flops - IC FF JK TYPE DUAL 1BIT 16DIP Original PDF
    CD74AC109M Texas Instruments Dual J-K Flip-Flop with set ans Reset Original PDF
    CD74AC109M Texas Instruments CD74AC109 - IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SOIC-16, FF/Latch Original PDF
    CD74AC109M Harris Semiconductor Dual J-K Flip-Flop with Set and Reset Scan PDF
    CD74AC109M Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    CD74AC109M96 Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Clear and Preset Original PDF
    CD74AC109M96 Texas Instruments DUAL POSITIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET Original PDF
    CD74AC109M96 Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 Original PDF
    CD74AC109M96 Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    CD74AC109M96E4 Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset Original PDF
    CD74AC109M96E4 Texas Instruments Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 Original PDF

    CD74AC10 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    AC109

    Abstract: CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 CD54AC109 24-mA MIL-STD-883, AC109 CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96 PDF

    CD74AC10

    Abstract: CD74AC10E CD74AC10EE4 CD74AC10M CD74AC10M96 CD74AC10M96E4
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, CD74AC10 CD74AC10E CD74AC10EE4 CD74AC10M CD74AC10M96 CD74AC10M96E4 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    AC109

    Abstract: CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 CD54AC109 24-mA MIL-STD-883, AC109 CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, PDF

    AC109

    Abstract: CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 CD54AC109 24-mA MIL-STD-883, AC109 CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, PDF

    CD74AC10

    Abstract: CD74AC10E CD74AC10M CD74AC10M96
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, CD74AC10 CD74AC10E CD74AC10M CD74AC10M96 PDF

    AC109

    Abstract: CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 CD54AC109 24-mA MIL-STD-883, AC109 CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, CD74AC10 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    s227

    Abstract: cd74act10
    Text: CD74AC10, CD74ACT10 ^ Texas In s t r u m e n t s Data sheet acquired from Harris Sem iconductor SCH S227 Triple 3-Input NAND Gate September 1998 Features Description • Typical Propagation Delay The CD74AC10 and CD74ACT10 are triple 3-input NAND gates that utilize the Harris Advanced CMOS Logic technology.


    OCR Scan
    CD74AC10, CD74ACT10 CD74AC10 CD74ACT10 MIL-STD-883, s227 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 CD54AC109 24-mA MIL-STD-883, PDF

    CD74AC10

    Abstract: CD74AC10E CD74AC10M CD74AC10M96
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, CD74AC10 CD74AC10E CD74AC10M CD74AC10M96 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, PDF

    AC109

    Abstract: CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 CD54AC109 24-mA MIL-STD-883, AC109 CD54AC109 CD54AC109F3A CD74AC109 CD74AC109E CD74AC109M96 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    CD74AC10

    Abstract: CD74AC10E CD74AC10EE4 CD74AC10M CD74AC10M96 CD74AC10M96E4
    Text: CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCHS317 – NOVEMBER 2002 D D D D D D E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption


    Original
    CD74AC10 SCHS317 24-mA MIL-STD-883, CD74AC10 CD74AC10E CD74AC10EE4 CD74AC10M CD74AC10M96 CD74AC10M96E4 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF

    Untitled

    Abstract: No abstract text available
    Text: CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003 D D D D D D CD54AC109 . . . F PACKAGE CD74AC109 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the


    Original
    CD54AC109, CD74AC109 SCHS326 24-mA MIL-STD-883, CD54AC109 CD74AC109 AC109 PDF