aoo8
Abstract: smd ic lv 1116 ao65 Tolerance limit for basic dimensions in ansi y14
Text: < Military 10H518 M O T O R O LA Dual 2-Wide 3-Input “OR-AND” Gate ELECTRICALLY TESTED PER: 5962-8755901 The 10H518 is a basic logic building block providing the OR/AND function, use ful in data control and digital multiplexing applications. This M ECL 10H part is a functional/pinout duplication of the standard M ECL
|
OCR Scan
|
10H518
10H518
10K-Compatible
10H518/BXAJC
aoo8
smd ic lv 1116
ao65
Tolerance limit for basic dimensions in ansi y14
|
PDF
|
TL 2272 M
Abstract: No abstract text available
Text: <g> M O T O R O L A Military 10507 Triple 2 Input Exclu sive “O R ’VExclusive “NOR” Gate ELEC TRICA LLY T E STE D PER: MIL-M-38510/06005 M The 10507 is a triple 2 input exclusive OR/NOR gate. P ll/ l/ ll • 40 m W Max/Gate No Load • tpcj = 2.8 ns typ
|
OCR Scan
|
MIL-M-38510/06005
10507/BXAJC
TL 2272 M
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M M O T O R O LA Military 10535 Dual J-K Master Slave Flip-Flop ELECTRICALLY TESTED PER: MIL-M-38510/06104 Th e 10535 is a dual m aster-slave dc coupled J- K flip-flop. Asynchronous Set (S ) and R eset (R ) are provided. Th e set and reset inputs override the clock.
|
OCR Scan
|
MIL-M-38510/06104
10535/BXAJC
|
PDF
|
ecl 10502
Abstract: JM3851006002
Text: M M O T O R O L A Military 10502 Quad 2-Input NOR Gate ELECTRICALLY TESTED PER: MIL-M-38510/06002 Th e 10502 is a quad 2-input N O R gate.The 10502 provides one gate with O R/N O R outputs. M P /# /# /# / • 40 mW Max/Gate (No Load) • tpd = 2.0 ns typ
|
OCR Scan
|
MIL-M-38510/06002
10502/BXAJC
ecl 10502
JM3851006002
|
PDF
|
7m 0880 IC
Abstract: 7m 0880
Text: M M O T O R O LA Military 10530 Dual Latch ELECTRICALLY TESTED PER: MPG 10530 The 10530 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the enable inputs for the clocking junction. If the common clock is to be used to clock the latch, the Clock
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA Military 10537 Universal Decade Counter ELECTRICALLY TESTED PER: MPG 10537 The 10537 is a high speed synchronous counterthat can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this de vice allows the designer to use one basic counter for most applications. The syn
|
OCR Scan
|
presen15DR2
|
PDF
|
7m 0880
Abstract: No abstract text available
Text: <g> Military 10H519 M O T O R O LA 4-Wide 4-3-3-3 Input “OR-AND” Gate ELECTRICALLY TESTED PER: 5962-8772801 The 10H519 is a 4-wide 4-3-3-3 input OR/AND gate with one input from two gates common to pin 10. This M ECL 10H part is a functional/pinout duplication of the standard M ECL
|
OCR Scan
|
10H519
10H519
10K-Compatible
10H519/BXAJC
MC12015DR2
7m 0880
|
PDF
|
HP3200B
Abstract: SI 122 D 3055 5e 3055 smd MC10H181 divide-by-10 msq 216 MPG1678 L 3055 motorola
Text: <8 > M O TO R O LA Military 1678 Bi-Quinary Counter ELECTRICALLY TESTED PER: MPG 1678 - 30°C to + 85°C The 1678 is a 4-bit counter capable of divide-by-two, divide-by-five, or divide-by-10 function. W hen used independently, the divide-by-two section will
|
OCR Scan
|
di-vide-by-10
HP3200B
SI 122 D
3055 5e
3055 smd
MC10H181
divide-by-10
msq 216
MPG1678
L 3055 motorola
|
PDF
|
S78 SMD
Abstract: LS 1316 smd mn 1215 3055 smd urn 3177 MC10H181 FN MOTOROLA 13VU3 MECL ii Integrated Circuit sc
Text: M M O T O R O L A M ilitary 10524 Quad TTL-to-M ECL Translator ELECTRICALLY TESTED PER: M IL-M -3 8 5 1 0/06301 The 10624 it a quad translator for Mariaoing data and control signals between a saturated logic section and the M ECL section of digital systems. The M ECL
|
OCR Scan
|
ML-M-3K1006301
S78 SMD
LS 1316
smd mn 1215
3055 smd
urn 3177
MC10H181
FN MOTOROLA
13VU3
MECL ii Integrated Circuit sc
|
PDF
|
mc12060
Abstract: ceramic crystal 3213
Text: MC12060 MC12061 MOTOROLA CRYSTA L OSCILLATOR CRYSTAL OSCILLATOR The MC72060 and MC12061 are for use with an external crystal to form a crystal controlled oscillator. In addition to the funda mental series mode crystal, two bypass capacitors are required
|
OCR Scan
|
MC12060
MC12061
MC72060
MC12061
MC12060/061
ceramic crystal 3213
|
PDF
|
2sa 102
Abstract: No abstract text available
Text: M OTOROLA SC M LOGIC O T O R O me M ECL The MC10132 is a dual multiplexer with clocked 0 type latches. It incorporates common data select and reset inputs. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for a clocking function.
|
OCR Scan
|
MC10132
MC10132
2sa 102
|
PDF
|
Untitled
Abstract: No abstract text available
Text: W M O T O R O LA Military 10525 Quad MECL-to-TTL Translator ELECTRICALLY TESTED PER: MIL-M-38510/06302 The 10525 is a quad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 10525 incor
|
OCR Scan
|
MIL-M-38510/06302
|
PDF
|
q 1257
Abstract: Motorola 3055 MC10H181 MC1674 FI154
Text: MC1674 MOTOROLA BEING DISCONTINUED LIFETIME BUY UNTIL JUNE 14. 19891 ELECTRICAL CHARACTERISTICS + 25X —30°C Symbol Characteristic Power Supply Drain Current 'E + S5°C Min M«x Min Max Min Max Unit — — — 55 — — — — — — — 350 270 —
|
OCR Scan
|
MC1674
q 1257
Motorola 3055
MC10H181
MC1674
FI154
|
PDF
|
H303
Abstract: MC10905 MC10H181 MC10H303 6930-2 auo -039
Text: MC10H303 MOTOROLA A d v a n c e In fo r m a tio n L SUFFIX C E R A M IC P A C K A G E C ASE 620 DUAL 5-BIT PARITY CHECKER The MC10H303 produces a fast, dual, 5-bit p a rity checker. This device is p rim a rily used in parity checking, p a rity gen e ra tion and
|
OCR Scan
|
MC10H303
76-bit
5-MC10905
16-bit
4-MC10H303
MC10905
10K-Compatible
H303
MC10H181
6930-2
auo -039
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: 8088 8-Bit Microprocessor CPU ¡APX86 Family FINAL DISTIN C TIVE CHARA CTERISTICS • • • • • 8-bit data bus, 16-bit internal architecture Directly addresses 1 Mbyte o f memory Software com patible with 8086 CPU Byte, word, and block operations 24 operand addressing modes
|
OCR Scan
|
APX86
16-bit
10MHz
16-Bit
|
PDF
|
LEA014
Abstract: saa 1070
Text: <8> MOTOROLA Military 10565 8-lnput Priority Decoder ELECTRICALLY TESTED PER: 5962-9056101 Th e 10565 is a device designed to encode eight inputs to a binary coded output. Th e output code is that of the highest order input. Any input of lower priority is
|
OCR Scan
|
MC12015DR2
LEA014
saa 1070
|
PDF
|
MX0341
Abstract: SMD C10H D1013
Text: M M O T O R O L A Military 10574 Dual 4 to 1 Multiplexer ELECTRICALLY TESTED PER: MPG 10574 T h e 1 0 5 7 4 is a high sp e e d d u al c h a n n e l m u ltip lexer w ith output e n a b le ca p a b ili ty. T h e s e le c t inputs determ ine one of four a c tiv e d ata inp uts for e a c h m ultiplexer.
|
OCR Scan
|
|
PDF
|
E10505
Abstract: No abstract text available
Text: M M O T O R O L A Military 10505 Triple 2-3-2 OR/NOR Gate ELECTRICALLY TESTED PER: MIL-M-38510/06003 MPO UHM Th e 10505 is a triple 2-3-2 input OR/NOR gate. • 35 mW Max/Gate (No Load) • tpcj = 2.0 ns typ • tr, tf = 2.0 ns typ (20% - 80% ) A V A ILA B LE A S
|
OCR Scan
|
MIL-M-38510/06003
10505/BXAJC
MC12015DR2
E10505
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M M O T O R O LA Military 10591 Hex M EC L 10K to MST Translator ELECTRICALLY TESTED PER: MPG 10591 The 10591 is a hex M ECL to IBM M ST type logic translator. A common enable (active low) is provided for gating. Open emitter outputs are provided for gating.
|
OCR Scan
|
10591/BXAJC
MC12015DR2
|
PDF
|
Q01L
Abstract: No abstract text available
Text: < > M O T O R O L A Military 10572 Dual Binary to 1-4 D ecoder High ELECTRICALLY TESTED PER: MPG 10572 The 10572 is aginary coded 2 line to dual 4 line decoder with selected outputs high. W itheitherEoorEi low, the corresponding selected 4 outputs are low. The
|
OCR Scan
|
|
PDF
|
BXAJC
Abstract: A53 SMD saa 1049
Text: M M O TO R O LA , Military 10558 Quad 2-Input Multiplexer (Non-Inverting) ELECTRICALLY TESTED PER: 5962-8779201 The 10558 is a quad two channel multiplexer. A common select input deter mines which data inputs are enabled. A high (H) level enables data inputs D00,
|
OCR Scan
|
015DR2
BXAJC
A53 SMD
saa 1049
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M M O T O R O L A Military 10571 Dual Binary to 1-4 Decoder (Low) ELECTRICALLY TESTED PER: MPG 10571 HP0 The 10571 is abinary coded 2 line to dual 4 line decoder with selected outputs low. With either E0 or E1 high, the corresponding selected 4 outputs are high. The
|
OCR Scan
|
10571/BXAJC
CONDITIO15DR2
|
PDF
|
Si1014
Abstract: MC10H181 YI45M SMD code T6s MC10100 auo -039 motorola MPO 145
Text: M M O T O R O L A Military 10541 Four Bit Universal Shift Register ELECTRICALLY TESTED PER: 5962-8855701 The 10541 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating.
|
OCR Scan
|
|
PDF
|
HY5117404A
Abstract: HY5117404Aj
Text: HYUNDAI HY5117404A Series 4M X 4-bit CMOS DRAM with Extended Data Out DESCRIPTION The H Y5117404A is the new generation and fast dynamic RAM organized 4,194,304 x 4-bit. The HY5117404A utilizes Hyundai's CM OS silicon gate process technology as well as advanced circuit techniques to provide wide
|
OCR Scan
|
HY5117404A
Y5117404A
q0083
27BSC
1AD38-10-MAY95
5117404AJ
HY5117404ASLJ
HY5117404Aj
|
PDF
|
