7421 pin configuration
Abstract: 7420 pin configuration 74LS20 PIN CONFIGURATION 7421 logic gate 7421 AND 74LS20 function table 74LS21 PIN CONFIGURATION TTL 7420 7421 AND gate PIN CONFIGURATION 7420
Text: Signehcs I 7420, 7421, LS20, LS21, S20 Gates Logic Products Dual Four-Input NAND '20 AND ('21) Gate Product Specification • TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT (TOTAL) 7420 10ns 8mA 74LS20 10ns 0.8mA 8mA 74S20 3ns 7421 12ns 8mA 74LS21
|
OCR Scan
|
74LS20
74S20
74LS21
N7420N,
N74LS20N,
N74S20N
N7421N,
N74LS21N
N74LS20D,
N74S20D,
7421 pin configuration
7420 pin configuration
74LS20 PIN CONFIGURATION
7421
logic gate 7421 AND
74LS20 function table
74LS21 PIN CONFIGURATION
TTL 7420
7421 AND gate
PIN CONFIGURATION 7420
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LS20 DN74LS20 Dual 4 - input P ositive NAND Gates H Description P-1 D N 74LS20 contains tw o 4-input positive isolation NAND gate circuits. • Features • • • • Low pow er consum ption P j = 4mW typical High speed ( t pd = 10ns typical)
|
OCR Scan
|
DN74LS
DN74LS20
74LS20
14-pin
MA161.
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GD54/74LS20 DUAL 4-INPUT POSITIVE NAND GATES Description This device contains two independent 4-input NAND gates. It performs the Boolean functions y = A B-C D or Y = A + B + C + D in positive logic. Function Table each gate INPUTS OUTPUT N* V L L H H L
|
OCR Scan
|
GD54/74LS20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lEE D I 7cH 7 G7 b 0QDEb3D P. | SANYO SEMICONDUCTOR CORP ¿C74HC20 3003A CMOS High-Speed Standard Logic LC74HC Series Dual 4-Input NÂND Gate Features • The LC74HC20 consists of 2 identical 4-input NAND gates. • Uses CMOS silicon gate process technology to achieve operating speeds similar to LS.TTL 74LS20 gates with the
|
OCR Scan
|
C74HC20
LC74HC
LC74HC20
74LS20)
54LS/74
|
PDF
|
4 inputs OR gate truth table
Abstract: 74LS20 TTL 74ls20 truth table NAND gate 74 74Ls20 truth table 751A-02 4 inputs OR gate datasheet truth table NOT gate 74 74LS20 2 input SN74LSXXN
Text: SN54/74LS20 DUAL 4-INPUT NAND GATE DUAL 4-INPUT NAND GATE VCC 14 1 LOW POWER SCHOTTKY 13 2 12 11 3 4 10 5 9 6 8 J SUFFIX CERAMIC CASE 632-08 7 14 GND 1 N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN
|
Original
|
SN54/74LS20
51A-02
SN54LSXXJ
SN74LSXXN
SN74LSXXD
4 inputs OR gate truth table
74LS20
TTL 74ls20
truth table NAND gate 74
74Ls20 truth table
751A-02
4 inputs OR gate datasheet
truth table NOT gate 74
74LS20 2 input
SN74LSXXN
|
PDF
|
EN3911
Abstract: No abstract text available
Text: SANYO S E M I C O N D U CT O R CORP b3E D • 7TT7a7b GQ11177 HTS * T S A J Ordering number:EN3911_ I MLC74HC20M CMOS High-Speed Standard Logic Dual 4-Input NAND Gate F e a tu re s • The MLC74HC20M consists of 2 identical 4-input NAND gates. • Uses CMOS silicon gate process technology to achieve operating speeds sim ilar to LS ■TTL 74LS20
|
OCR Scan
|
GQ11177
EN3911_
MLC74HC20M
MLC74HC20M
74LS20)
54LS/74LS
EN3911
|
PDF
|
TTL 74ls20
Abstract: No abstract text available
Text: SANYO SEMICONDUCTOR CORP b3E D • 7 cH 7 D 7 b 0011174 7 cìb W T S A J Ordering number: EN3910 MLC74HC20 No.3910 CMOS High-Speed Standard Logic Dual 4-Input NAND Gate F e a tu re s • The MLC74HC20 consists of 2 identical 4-input NAND gates. • Uses CMOS silicon gate process technology to achieve operating speeds sim ilar to LS • TTL 74LS20
|
OCR Scan
|
EN3910
MLC74HC20
MLC74HC20
74LS20)
54LS/74LS
TTL 74ls20
|
PDF
|
IC 7420
Abstract: jrc 5011 74 HCL 4 TTL 7410 als 004 74LS20 7420 ic IC 7410 S20 rca TTL 7420
Text: - 34 - Dual 4 Input NAND 7420 o Y - Xh J0B y 'v 'l' N LS ALS ALSK F S AS AC tpd «ax L-*H t 22 15 U 8 6 4 .5 5 11. 1 12.3 23 35 tpd max H -L 1 15 15 10 7 5 .3 5 4 .5 11. 1 12. 3 23 35 ns Icc •ax High H 4 0 .8 0 .4 0 .8 1 .4 8 1 .6 0. 04 0. 04 0. 02 0 .0 2
|
OCR Scan
|
|
PDF
|
7404 TTL CMOS
Abstract: TTL 7400 fairchild TTL 74h04 7404 ttl inverter TTL 7404 fairchild 9016 CI 74LS00 TTL 7404 fairchild 74H00 TTL TTL 9016 fairchild TTL 7401
Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D1 9016, 9S04, 54/7404, 54H/74H04, 54S/74S04, 54LS/74LS04, 9017, 9S05A, 54/7405, 54H/74H05, 54S/74S05, 54L8/74LS05, 54/7406, 54/7414, 54LS/74LS14, 54/7416 D2 9002, 54/7400, 54H/74H00, 54S/74S00, 54LS/74LS00, 9012,
|
OCR Scan
|
54H/74H04,
54S/74S04,
54LS/74LS04,
9S05A,
54H/74H05,
54S/74S05,
54L8/74LS05,
54LS/74LS14,
54H/74H00,
54S/74S00,
7404 TTL CMOS
TTL 7400 fairchild
TTL 74h04
7404 ttl inverter
TTL 7404 fairchild 9016
CI 74LS00
TTL 7404 fairchild
74H00 TTL
TTL 9016 fairchild
TTL 7401
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SCS-THOMSON lÄ g«LiM (s «S M54HC20 M74HC20 DUAL 4-INPUT NAND GATE • HIGH SPEED tpo = 8 ns (TYP.) AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 nA (MAX.) AT Ta = 25 *C ■ HIGHNOISE IMMUNITY V nih = V n il = 28 % V c c (MIN.) ■ OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
M54HC20
M74HC20
54/74LS20
M54HC20F1R
74HC20M
74HC20B1R
M54/74HC20
D0543Ã
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M54HC20 M74HC20 SGS-THOMSON G l DUAL 4-INPUT NAND GATE HIGH SPEED tPD = 10 ns TYP. at VCc = 5V LOW POWER DISSIPATION ICC = 1 *A (MAX.) at T a = 2 5 °C HIGH NOISE IM M U N ITY V NIH = V NIL = 2 8 % V q c (MIN.) O U TPU T DRIVE CAPABILITY 10 LSTTL LOADS
|
OCR Scan
|
M54HC20
M74HC20
M54HC20
M74HC20
54/74LS20
54/74H
M54/74HC20
|
PDF
|
74LS20 ic
Abstract: M54HC20 M54HC20F1R M74HC20 M74HC20B1R M74HC20C1R M74HC20M1R 74Ls20 truth table
Text: M54HC20 M74HC20 DUAL 4-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 8 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE
|
Original
|
M54HC20
M74HC20
54/74LS20
M54HC20F1R
M74HC20M1R
M74HC20B1R
M74HC20C1R
M54/74HC20
74LS20 ic
M54HC20
M54HC20F1R
M74HC20
M74HC20B1R
M74HC20C1R
M74HC20M1R
74Ls20 truth table
|
PDF
|
74LS20 ic
Abstract: M74HC20 M74HC20B1R M74HC20C1R M74HC20M1R M54HC20 M54HC20F1R
Text: M54HC20 M74HC20 DUAL 4-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 8 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE
|
Original
|
M54HC20
M74HC20
54/74LS20
M54HC20F1R
M74HC20M1R
M74HC20B1R
M74HC20C1R
M54/74HC20
74LS20 ic
M74HC20
M74HC20B1R
M74HC20C1R
M74HC20M1R
M54HC20
M54HC20F1R
|
PDF
|
4040 cmos
Abstract: transistor 2N 3055 IC 74ls244 ic 2114 diode S3L 7d ls y201 AY-3-1015 ic 74ls245 IC 74LS02 ic 74LS08
Text: Applied Microsystems Corporation 5020 148th Avenue N.E. P.O. Box 568 Redmond, WA 98052 206 882-2000 (800)426-3925 P R E L I M I N A R Y S E R V I C E M A N U A L EM-180/180B Diagnostic Emulator * Document Number 920-10648 ♦Diagnostic Emulator is a trademark of Applied Microssyterns Corp.
|
OCR Scan
|
148th
EM-180/180B
EM-180)
EM-180B)
14Install
8W401
RS401
4040 cmos
transistor 2N 3055
IC 74ls244
ic 2114
diode S3L 7d
ls y201
AY-3-1015
ic 74ls245
IC 74LS02
ic 74LS08
|
PDF
|
|
|
74Ls20 truth table
Abstract: 74ls201
Text: TOSHIBA TC74HC2QAP/AF/AFN Quad 4-Input NAND Gate The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated w ith silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.
|
OCR Scan
|
TC74HC2QAP/AF/AFN
TC74HC20A
TC74HC/HCT
74Ls20 truth table
74ls201
|
PDF
|
54L20
Abstract: IC SN7420 74s20 SN54L20
Text: TYPES SN5420, SN54H20, SN54L20, SN54LS20, SN54S20, SN7420, SN74H20, SN74LS20, SN74S20 DUAL 4-INPUT POSITIVE-NAND GATES _ • Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs TOP VIEW • Dependable Texas Instruments Quality and
|
OCR Scan
|
SN5420,
SN54H20,
SN54L20,
SN54LS20,
SN54S20,
SN7420,
SN74H20,
SN74LS20,
SN74S20
54L20,
54L20
IC SN7420
74s20
SN54L20
|
PDF
|
74Ls20 truth table
Abstract: 74LS20 DIP14-P-300-2 TC74HC20AF TC74HC20AFN TC74HC20AP 74ls20 14 PIN
Text: TO SHIBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN DUAL 4 -IN PUT NAND GATE Note The JEDEC SOP (FN) is not available in Japan The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.
|
OCR Scan
|
TC74HC20AP/AF/AFN
TC74HC20AP,
TC74HC20AF,
TC74HC20AFN
TC74HC20A
14PIN
DIP14-P-300-2
14PIN
200mil
74Ls20 truth table
74LS20
TC74HC20AF
TC74HC20AFN
TC74HC20AP
74ls20 14 PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TO SH IBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN Note The JEDEC SOP (FN) is not available in Japan DUAL 4 -INPUT NAND GATE The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.
|
OCR Scan
|
TC74HC20AP/AF/AFN
TC74HC20AP,
TC74HC20AF,
TC74HC20AFN
TC74HC20A
14PIN
DIP14-P-300-2
14PIN
200mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SbE J> *7 # • 7t12clE37 003^770 177 « S G T H S C S -T H O M S O N M 54H C 20 [j ÆO [^ ô)tlLi©TO^O©i_ M 7 4 H C 2 0 S 6 S -T H O M S O N DUAL 4-INPUT NAND GATE ■ HIGH SPEED tpD = 10 ns (TYP.) at VCc = 5V ■ LOW POWER DISSIPATION
|
OCR Scan
|
M54HC20
M74HC20
|
PDF
|
HC164
Abstract: No abstract text available
Text: TC74HC20AP/AF/AFN D U A L 4-INPUT NAND GATE_ The TC74HC20A is a high speed CMOS 4-IN PU T NAND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation sim ilar to equivalent LSTTL while m aintaining the CMOS low power
|
OCR Scan
|
TC74HC20AP/AF/AFN
TC74HC20A
\iL28Jf
HC-164
HC164
|
PDF
|
74ls20 14 PIN
Abstract: No abstract text available
Text: T O SH IB A TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN Note The JEDEC SOP (FN) is not available in Japan DUAL 4 -IN PUT NAND GATE The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.
|
OCR Scan
|
TC74HC20AP/AF/AFN
TC74HC20AP,
TC74HC20AF,
TC74HC20AFN
TC74HC20A
14PIN
DIP14-P-300-2
14PIN
200mil
74ls20 14 PIN
|
PDF
|
74HC20A
Abstract: L29N
Text: TC74HC20AP/A F/AFN DUAL 4 - I N P U T NAND GATE The TC 74H C20A is a h igh speed C M O S 4 - I N P U T NAND GA TE fa b ric a te d w ith silico n g a te C2M O S tech n ology. It ach ieves the high speed op eratio n s im ila r to eq u ivalen t L S T T L w hile m a in ta in in g the CM O S low pow er
|
OCR Scan
|
TC74HC20AP/A
74HC20A
L29N
|
PDF
|
74LS20N
Abstract: 3th 5j 74ls20 pin diagram 74LS20 function table dm74ls2 74LS20M/63
Text: S E M IC O N D U C T O R tm DM74LS20 Dual 4-Input NAND Gates General Description This device contains tw o independent gates each of which perform s the logic N AND function. Features • Alternate M ilitary/Aerospace device 54LS20 is available. C ontact a Fairchild Sem iconductor Sales
|
OCR Scan
|
DM74LS20
54LS20)
DSOO6355-1
S20FM
54LS20J,
54LS20W
74LS20M
74LS20N
3th 5j
74ls20 pin diagram
74LS20 function table
dm74ls2
74LS20M/63
|
PDF
|
74Ls20 truth table
Abstract: No abstract text available
Text: TOSHIBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN DUAL 4 -INPUT NAND GATE Note The JEDEC SOP (FN) is not available in Japan The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.
|
OCR Scan
|
TC74HC20AP/AF/AFN
TC74HC20AP,
TC74HC20AF,
TC74HC20AFN
TC74HC20A
14PIN
DIP14-P-300-2
14PIN
200mil
OP14-P-300-1
74Ls20 truth table
|
PDF
|
