Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS138 TRUTH TABLE Search Results

    74LS138 TRUTH TABLE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74LS138P-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    74LS138FPEL-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    PM2.5-Monitor-with-Portable-Battery Renesas Electronics Corporation PM2.5 Monitor with Portable Battery Reference Design Visit Renesas Electronics Corporation
    Portable-Environment-Monitor Renesas Electronics Corporation Portable Environment Monitor Reference Design Visit Renesas Electronics Corporation
    HD74LS138RP Renesas Electronics Corporation 3-Line-to-8-Line Decoders / Demultiplexers, , / Visit Renesas Electronics Corporation

    74LS138 TRUTH TABLE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS138

    Abstract: 74LS138 3 to 8 decoder Pin 74LS138 pin diagram ls138 74LS138 3 to 8 decoder notes pin for 74LS138 TTL 74ls138 Truth table of 1 to 16 demultiplexer of 74LS138 3 to 8 decoder 74ls138 truth table
    Text: SN54/74LS138 1-OF-8 DECODER/ DEMULTIPLEXER The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32


    Original     		PDF SN54/74LS138 74LS138 1-of-24 LS138 1-of-32 LS138s 74LS138 3 to 8 decoder Pin 74LS138 pin diagram 74LS138 3 to 8 decoder notes pin for 74LS138 TTL 74ls138 Truth table of 1 to 16 demultiplexer of 74LS138 3 to 8 decoder 74ls138 truth table

    74LS138 3 to 8 decoder notes

    Abstract: 74LS138 DATASHEET motorola 74ls138 TTL 74ls138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 data sheet 74LS138 1 to 8 decoder notes 74LS138 application note 74ls138 LS138 Motorola
    Text: SN54/74LS138 1-OF-8 DECODER/ DEMULTIPLEXER The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32


    Original     		PDF SN54/74LS138 74LS138 1-of-24 LS138 1-of-32 LS138s 74LS138 3 to 8 decoder notes 74LS138 DATASHEET motorola 74ls138 TTL 74ls138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 data sheet 74LS138 1 to 8 decoder notes 74LS138 application note LS138 Motorola

    74LS138 pins

    Abstract: 02830
    Text: Revised February 1999 MM74HCT138 3-to-8 Line Decoder General Description The MM74HCT138 decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits feature high noise immunity and low power consumption usually


    Original     		PDF MM74HCT138 MM74HCT138M MM74HCT138SJX MM74HCT138SJ MM74HCT138MTC MM74HCT138MTCX MM74HCT138N 74LS138 pins 02830

    74l500

    Abstract: schematic diagram brushless motor control LOGIC OF 74L500 ic 74LS08 74Ls08 truth table Encoder interface with HCTL-1100 M109 B1 motorola 74LS08 Application Brief M025 UC3657
    Text: H Using the HCTL-1100 with DC Brushless Motors Application Brief M-025 Introduction The HCTL-1100 general purpose motion control IC can be used for closed loop position and velocity control of DC Brushless motors. A block diagram is shown in Figure 1. BRUSHLESS


    Original     		PDF HCTL-1100 M-025 HCTL-1100 74l500 schematic diagram brushless motor control LOGIC OF 74L500 ic 74LS08 74Ls08 truth table Encoder interface with HCTL-1100 M109 B1 motorola 74LS08 Application Brief M025 UC3657

    8205 decoder

    Abstract: 74LS138 decoder
    Text: DAC811 For most current data sheet and other product information, visit www.burr-brown.com Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES ● SINGLE INTEGRATED CIRCUIT CHIP ● MICROCOMPUTER INTERFACE: Double-Buffered Latch ● VOLTAGE OUTPUT: ±10V, ±5V, +10V


    Original     		PDF DAC811 12-BIT DAC811, 74LS138 DAC811s 8205 decoder 74LS138 decoder

    DAC811KU-1

    Abstract: ic 74ls138 pdf datasheet DAC811 DAC811A DAC811AH DAC811BH DAC811J DAC811JP block diagram of 74LS138 3 to 8 decoder 74LS138 pin diagram
    Text: DAC811 For most current data sheet and other product information, visit www.burr-brown.com Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES ● SINGLE INTEGRATED CIRCUIT CHIP ● MICROCOMPUTER INTERFACE: Double-Buffered Latch ● VOLTAGE OUTPUT: ±10V, ±5V, +10V


    Original     		PDF DAC811 12-BIT DAC811 DAC811KU-1 ic 74ls138 pdf datasheet DAC811A DAC811AH DAC811BH DAC811J DAC811JP block diagram of 74LS138 3 to 8 decoder 74LS138 pin diagram

    74LS138 3 to 8 decoder notes

    Abstract: 74LS138 DAC811 DAC811A DAC811AH DAC811BH DAC811J DAC811RH DAC811SH X0116
    Text: DAC811 For most current data sheet and other product information, visit www.burr-brown.com Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES ● SINGLE INTEGRATED CIRCUIT CHIP ● MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH ● VOLTAGE OUTPUT: ±10V, ±5V, +10V


    Original     		PDF DAC811 12-BIT DAC811 74LS138 DAC811s 74LS138 3 to 8 decoder notes 74LS138 DAC811A DAC811AH DAC811BH DAC811J DAC811RH DAC811SH X0116

    74LS138 decoder

    Abstract: pin for 74LS138
    Text: DAC811 For most current data sheet and other product information, visit www.burr-brown.com Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES ● SINGLE INTEGRATED CIRCUIT CHIP ● MICROCOMPUTER INTERFACE: Double-Buffered Latch ● VOLTAGE OUTPUT: ±10V, ±5V, +10V


    Original     		PDF DAC811 12-BIT 74LS138 decoder pin for 74LS138

    74ls138 truth table

    Abstract: 74LS138 74 LS 138 DECODER connection for 74LS138 74LS138 3 to 8 decoder Pin demultiplexer 3 to 8 truth table 74ls138 demultiplexer LS138 LOGIC OF 74LS138 of 74LS138 3 to 8 decoder
    Text: g MOTOROLA SN54/74LS138 1-0F-8 DECODER/ DEMULTIPLEXER The LSTTL/MSI SN54/74LS138 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel ex­


    OCR Scan     		PDF SN54/74LS138 1-of-24 LS138 1-of-32 LS138s SN54/74LS138 74ls138 truth table 74LS138 74 LS 138 DECODER connection for 74LS138 74LS138 3 to 8 decoder Pin demultiplexer 3 to 8 truth table 74ls138 demultiplexer LOGIC OF 74LS138 of 74LS138 3 to 8 decoder

    connection diagram of ic 74ls138

    Abstract: ic 74ls138 pin diagram of ic 74ls138 74LS138 3 to 8 decoder notes 74ls138 truth table
    Text: MOTOROLA <8 > D E S C R I P T I O N — The L S T T L / M S IS N 5 4 L S / 7 4 L S 1 3 8 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar m em ory chip select address decoding. The multiple input enables allow parallel expansion to a 1 -of-2 4 decoder u sing just three


    OCR Scan     		PDF 1-of-32 connection diagram of ic 74ls138 ic 74ls138 pin diagram of ic 74ls138 74LS138 3 to 8 decoder notes 74ls138 truth table

    pin diagram of ic 74ls138

    Abstract: ic 74ls138 motorola sn74ls138 o7ad motorola 74ls138 EM 5103
    Text: MOTOROLA D E S C R IP T IO N — The L S T T L / M S I S N 5 4 L S / 7 4 L S 1 38 is a high speed 1-of-8 D ecoder/Dem ultiplexer. T h is device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1 -of-24 decoder using just three


    OCR Scan     		PDF -of-24 1-of-32 SN54LS138 SN74LS138 pin diagram of ic 74ls138 ic 74ls138 motorola sn74ls138 o7ad motorola 74ls138 EM 5103

    ic 74 LS 138 DECODER

    Abstract: IC 74ls138 74LS138 3 to 8 decoder notes 74LS138 1 to 8 decoder notes ic 74 138 DECODER
    Text: g M OTOROLA SN 5 4 /7 4 L S 1 3 8 D E S C R IP T IO N — The L S T T L /M S IS N 5 4 L S /7 4 L S 1 38 is a high speed 1 -of-8 D ecoder/D em ultiplexer. This device is ideally suited for high speed bipolar m em ory ch ip select address decoding. The m ultiple input


    OCR Scan     		PDF LS138s ic 74 LS 138 DECODER IC 74ls138 74LS138 3 to 8 decoder notes 74LS138 1 to 8 decoder notes ic 74 138 DECODER

    and gate 74LS138

    Abstract: M54HCT138 M74HCT138 74ls138 truth table
    Text: M54HCT138 M74HCT138 HS-CMOS o a , « INTEGRATED CIRCUITS 4 PR O D U C T PR EVIEW 3 TO 8 LINE DECODER DESCRIPTION The M 54/74H C T 138 is a high speed CMOS 3 TO 8 LINE DECODER fabricated in silicon gate C2MOS technology. It has the same high speed perform ance of LSTTL


    OCR Scan     		PDF M54HCT138 M74HCT138 M54/74HCT138 and gate 74LS138 M74HCT138 74ls138 truth table

    74LS138PC

    Abstract: No abstract text available
    Text: 138 CONNECTION DIAGRAM PINOUT A & 54S/74S138 54LS/74LS138 bi f rC 1-0F-8 DECODER/DEMULTIPLEXER D E S C R IP TIO N — The '138 is a high speed 1-of-8 decoder/dem ultiplexer. This device is ideally suited for high speed bipolar memory chip select ad­ dress decoding. The m ultiple input enables allow parallel expansion to a


    OCR Scan     		PDF 54S/74S138 54LS/74LS138 1-Of-24 1-of-32 74LS138PC

    Untitled

    Abstract: No abstract text available
    Text: h ig h speed c m o s 1-0F-8 DECODER IDT54/74HCT138 IDT72T338| Integrated Device Technology Inc FEATURES • • • • • • • • • High speed, comparable to bipolar: 11ns typ. CMOS low power levels: 50 typ. Inputs and outputs directly TTL-compatible


    OCR Scan     		PDF IDT54/74HCT138 IDT72T338| 54/74LS138 72T338) MIL-STD-883 IDT54/74HCT138 IDT72T338 L-STD-883,

    TTL 74ls138

    Abstract: No abstract text available
    Text: SANYO SEM ICONDUCTOR CORP 7 cH 7 a 7 b OOIOERM 57Ô « T S A J S3E ]> T- 6 7 - 2 \-SS MLC74HC138AM CMOS High-Speed Standard Logic 3 to 8-Line Decoder Features • The MLC74HC138AM is 3-to-8 decoders. •Uses CMOS silicon gate process technology to achieve operating speeds similar to LS - TTL 74LS138


    OCR Scan     		PDF MLC74HC138AM MLC74HC138AM 74LS138) 54LS/74LS TTL 74ls138

    74HCT138

    Abstract: 74HCT133 FUNCTIONAL APPLICATION OF 74LS138 74ls138 function 54HCT138 74LS138 pin
    Text: ÆT SCS-THOMSON M 54H C T138 M 74H C T133 [M M o m [I g r a [* § 3 TO 8 LINE DECODER • LOW POWER DISSIPATION lcc = 4 /jA (MAX. at Ta = 25 °C ■ HIGH NOISE IMMUNITY V nih = VN|L= 28% VCC (MIN.) ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS ■ SYMMETRICAL OUTPUT IMPEDANCE


    OCR Scan     		PDF M74HCT138 M54HCT138 54/74LS138 M54/74HCT138 M54/74HCT138 74HCT138 74HCT133 FUNCTIONAL APPLICATION OF 74LS138 74ls138 function 54HCT138 74LS138 pin

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC74HC138AP/AF/AFN 3-to-8 Line Decoder The TC74HC138A is a high speed CMOS 3-TO-8 LINE DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HC138AP/AF/AFN TC74HC138A

    ti28

    Abstract: No abstract text available
    Text: TOSHIBA TC74HCT138AP/AF/AFN 3-to-8 Line Decoder/Latch The TC74HCT138A is a high speed CMOS 3-TO -8 LINE DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HCT138AP/AF/AFN TC74HCT138A ti28

    and gate 74LS138

    Abstract: No abstract text available
    Text: PRELIMINARY Semiconductor MM54HCT138/MM74HCT138 3-to-8 Line Decoder General Description This decoder utilizes mtcroCMOS Technology, 3.0 micron silicon gate N-weil CMOS, and are well suited to memory address decoding or data routing applications. Both circuits


    OCR Scan     		PDF MM54HCT138/MM74HCT138 MM54HCT138/MM74HCT138 MM54HCT138/MM74HCT130 74HCT 54HCT and gate 74LS138

    74HC138

    Abstract: block diagram of 74LS138 3 to 8 decoder connection diagram of ic 74ls138 ic 74HC138 M54HC138 M74HC138 FUNCTIONAL APPLICATION OF 74LS138 block diagram of 74LS138 1 line to 16 line and gate 74LS138
    Text: M54HC138 M74HC138 SGS-THOMSON m 3 TO 8 LINE DECODER INVERTING • HIGH SPEED t PD= 17ns (TYP.) at VCc = 5V ■ LOW POWER DISSIPATION Icc = 4 ¡iA at Ta = 25°C ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS ■ BALANCED PROPAGATION DELAYS tpLH= tpHL ■ SYMMETRICAL OUTPUT IMPEDANCE


    OCR Scan     		PDF M54HC138 M74HC138 54/74LS138 M54/74HC138 M54/74HC138 74HC138 block diagram of 74LS138 3 to 8 decoder connection diagram of ic 74ls138 ic 74HC138 M74HC138 FUNCTIONAL APPLICATION OF 74LS138 block diagram of 74LS138 1 line to 16 line and gate 74LS138

    Untitled

    Abstract: No abstract text available
    Text: ¿57 M54HCT138 M74HCT138 SGS-THOMSON ¡y 3 TO 8 LINE DECODER INVERTING • HIGH SPEED tpo = 16 ns (TYP.) at Vcc = 5 V ■ LOW POWER DISSIPATION Icc = 4 (iA AT Ta = 25 *C ■ OUTPUT DRIVE CAPABILITY 1 0 LSTTLLOADS ■ BALANCED PROPAGATION DELAYS tPLH = tP H L


    OCR Scan     		PDF M54HCT138 M74HCT138 54/74LS138 M54/74HC138 0G545S4

    Untitled

    Abstract: No abstract text available
    Text: C T S C S -T H O M S O N *7# dO g[i3 iLi(gra![](g§ M54HC138 M74HC138 3 TO 8 LINE DECODER (INVERTING • HIGH SPEED tPD= 17ns (TYP.) at VCc = 5V ■ LOW POWER DISSIPATION Ice = 4 at TA = 25°C ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS ■ BALANCED PROPAGATION DELAYS


    OCR Scan     		PDF M54HC138 M74HC138 54/74LS138 M54/74HC138 M54/74HC138

    ic 74 138 DECODER

    Abstract: 74LS138P 74LS138PC
    Text: NATIONAL SEHICOND -CLOGIO 02E » | bS01122 0Db^ ^ J j D^ D IA G R A M P IN O U T A T- 66-21-55 54S/74S138 54LS/74LS138 Ao T l i l Vcc 1-OF-8 DECO DER/DEM ULTIPLEXER Al [ 7 H JO o A2 [ 7 Ei [T 13]S2 rad jJJ03 T7|04 33 os E3[6 ö?|T T ]0 6 g n d (7 D E S C R I P T IO N — T he ’ 138 is a high speed 1-of-8 decoder/dem ultiplexer.


    OCR Scan     		PDF bS01122 54S/74S138 54LS/74LS138 1-6f-24 1-of-32 54/74S 54/74LS ic 74 138 DECODER 74LS138P 74LS138PC