Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS112 PIN CONFIGURATION Search Results

    74LS112 PIN CONFIGURATION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet

    74LS112 PIN CONFIGURATION Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74ls371

    Abstract: 6821 PIA CI 74LS00 7490 counter HDSP2470 74LS208 hdsp-2471 74165 motorola HDSP-2300 PIA EF 6821
    Text: Using the HDSP-2000 Alphanumeric Display Family Application Note 1016 Introduction First introduced in 1975, the HDSP-2000 alphanumeric display has been designed into a variety of applications. The HDSP-2000 display was originally designed for commercial, industrial, instrumentation, and business


    Original     		PDF HDSP-2000 74ls371 6821 PIA CI 74LS00 7490 counter HDSP2470 74LS208 hdsp-2471 74165 motorola HDSP-2300 PIA EF 6821

    pin diagram of ic 74165

    Abstract: CI 74122 Multiplexer IC 74151 motorola 6820 pia MCM6810P PIA 6821 ic 74393 CA3084 HDSP-2451 HDSP-2470
    Text: Using the HDSP-2000 Alphanumeric Display Family Application Note 1016 Introduction First introduced in 1975, the HDSP2000 alphanumeric display has been designed into a variety of applications. The HDSP-2000 display was originally designed for commercial, industrial, instrumentation, and business equipment applications.


    Original     		PDF HDSP-2000 HDSP2000 HDSP-2000 pin diagram of ic 74165 CI 74122 Multiplexer IC 74151 motorola 6820 pia MCM6810P PIA 6821 ic 74393 CA3084 HDSP-2451 HDSP-2470

    HDSP2450

    Abstract: ic 7490 which divide by 2 HDSP-2010 HDSP-2000 74151 Multiplexer CI 74LS00 6810 RAM Multiplexer IC 74151 HDSP-2300 motorola 6810
    Text: Four Character 5.0 mm 0.20 inch 5 x 7 Alphanumeric Displays Technical Data HDSP-2301 HDSP-2302 HDSP-2303 Features Applications • Integrated Shift Registers with Constant Current Drivers • Compact Ceramic Package • Wide Viewing Angle • End Stackable Four


    Original     		PDF HDSP-2301 HDSP-2302 HDSP-2303 HDSP-2301/2303 HDSP-2301/-2302/-2303 HDSP2450 ic 7490 which divide by 2 HDSP-2010 HDSP-2000 74151 Multiplexer CI 74LS00 6810 RAM Multiplexer IC 74151 HDSP-2300 motorola 6810

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS112 DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET Features Pin C o n fig u ra tio n • Negative edge-triggering • Diode clamped inputs • Independent input/output terminals for each flip-flop. • Direct set and reset inputs • Q and Q outputs


    OCR Scan     		PDF GD54/74LS112

    74ls112 pin diagram

    Abstract: 74ls112 pin configuration 74LS112 N74S112D 74ls112 function table
    Text: 7 4 LS1 1 2 , S 1 1 2 Flip-Flops S ig n e t ic s Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and_Reset inputs. The Set So and Reset (R d) inputs, when LOW,


    OCR Scan     		PDF 1N916, 1N3064, 500ns 500ns 74ls112 pin diagram 74ls112 pin configuration 74LS112 N74S112D 74ls112 function table

    74ls112 pin configuration

    Abstract: 74ls112 function table 74LS112 74S112
    Text: Signetics 74LS112, S112 Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set So and Reset (R q) inputs, when LOW,


    OCR Scan     		PDF 74LS112, 1N916, 1N3064, 500ns 500ns 74ls112 pin configuration 74ls112 function table 74LS112 74S112

    74ls112 pin diagram

    Abstract: 74ls112 pin configuration 74ls112 function table 74LS112 74S112 74ls112 waveform N74LS112N 1N916 74LS N74LS112D
    Text: Signetics 74LS112, S112 Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION TYPE T h e '1 1 2 is a d u a l J - K n e g a tiv e e d g e - TY P IC A L f HAX trig g e r e d f lip - f lo p fe a tu r in g in d iv id u a l J,


    OCR Scan     		PDF 74LS112, 1N916, 1N3064, 500ns 74ls112 pin diagram 74ls112 pin configuration 74ls112 function table 74LS112 74S112 74ls112 waveform N74LS112N 1N916 74LS N74LS112D

    74ls112 pin diagram

    Abstract: 74LS112 74ls112 pin configuration 74ls112 function table 74ls112 waveform 74LS 74S112 N74LS112D N74LS112N N74S112D
    Text: 74LS112, S112 S ig n e tic s Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Lo gic P roducts DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set 3d and Reset (Rq) inputs, when LOW,


    OCR Scan     		PDF 74LS112, 1N916, 1N3064, 500ns 74ls112 pin diagram 74LS112 74ls112 pin configuration 74ls112 function table 74ls112 waveform 74LS 74S112 N74LS112D N74LS112N N74S112D

    74LS412

    Abstract: 74LS41 74ls112n 74LS112D 74ls112 pin configuration 74LS112
    Text: 74LS112, S112 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set So and Reset (R q) inputs, when LOW,


    OCR Scan     		PDF 74LS112, 500ns 500ns 74LS412 74LS41 74ls112n 74LS112D 74ls112 pin configuration 74LS112

    Untitled

    Abstract: No abstract text available
    Text: 112 CONNECTION DIAGRAM P IN O U T A 54S/74S112 t1" 00 \/&4LS/74LS112 b DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — The '112 features individual J, K, C lo ck and asynchronous Set and C lear inputs to each flip-flop. When the clo ck goes HIGH, the inputs


    OCR Scan     		PDF 54S/74S112 4LS/74LS112 54/74LS 54/74S

    8 pin dip j k flipflop ic

    Abstract: 74LS112P 74LS112D 74LS112PC 74ls112 pin diagram
    Text: NATIONAL SEMICOND {LOGIC} DEE D | b S O H E E • 00b37fl7 S | 112 T-lk-07-0 7 CO NN ECTIO N DIAGRAM PINOUT A 54S/74S112 54LS/74LS112 CPi DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP


    OCR Scan     		PDF 00b37fl7 T-lk-07-0 54S/74S112 54LS/74LS112 54/74S 54/74LS 8 pin dip j k flipflop ic 74LS112P 74LS112D 74LS112PC 74ls112 pin diagram

    74LSOO

    Abstract: PRESET 1M 1S2074 HD74LS112
    Text: H D 74LS112. Dual J-K Negative-edge-triggered Flip-Flops with Preset and Clear •BLOCK D IA G R A M (^) « P IN ARRANGEMENT ■RECOMMENDED OPERATING CONDITIONS Sym bol Item f 'l t 'k C lo c k fre q u e n c y C lo c k H igh min ty p m ax U n it - 30 M Hz


    OCR Scan     		PDF HD74LS112. QQ14CI14 DG-14 06max 20-IU8 OG-16 DG-24 74LSOO PRESET 1M 1S2074 HD74LS112

    RS flip flop cmos

    Abstract: 74ls112 pin configuration FLIP FLOP RS 74ls112 pin diagram RS flip flop 74ls112 function table T flip flop IC 4000B 74LS112 M74HC112
    Text: MI TSUBI SHI HIGH S P E E D C M OS M74HC112P DUAL i - K F L I P - F L O P WI TH S E T AND R E S E T DESCRIPTION The M 74H C 112 is a sem iconductor inte grated circuit con­ PIN CONFIGURATION TOP VIEW sisting of tw o n e g a tiv e -e d g e trig g e re d J -K flip flops with in­


    OCR Scan     		PDF M74HC112P M74HC112 50MHz RS flip flop cmos 74ls112 pin configuration FLIP FLOP RS 74ls112 pin diagram RS flip flop 74ls112 function table T flip flop IC 4000B 74LS112

    74HC112

    Abstract: No abstract text available
    Text: MI TSUBI SHI HIGH S P E E D C M OS M74HC112P DUAL l - K F L I P - F L O P WI TH S E T AND R E S E T DESCRIPTION The M 74H C 112 is a sem iconductor inte grated c ircu it con­ PIN CONFIGURATION TOP VIEW sisting of tw o n e g a tiv e -e d g e trig g e re d J -K flip flops with in­


    OCR Scan     		PDF M74HC112P 74HC112

    74ls112 pin diagram

    Abstract: 74HC112
    Text: GD54/74HC112, GD54/74HCT112 DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR General Description These devices are identical in pinout to the 54/74LS112. They consist of two J-K flip-flops with individual J, K, CLOCK, PRESET, and CLEAR in­ puts. These flip-flops are edge sensitive to the clock


    OCR Scan     		PDF GD54/74HC112, GD54/74HCT112 54/74LS112. 74ls112 pin diagram 74HC112

    74LS82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
    Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte­ grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p­


    OCR Scan     		PDF

    toshiba tc110g

    Abstract: 74LS82 74ls150 74LS514 toshiba tc140g 74ls150 pin configuration 74LS273 SC11C1 diode sr45 74LS194 internal circuit diagram
    Text: SIEMENS AKTIEN6ESELLSCHAF 47E » • BS3SbOS 0037405 7 » S I E G General Description Our Sea-of-Gates concept is based on a highperformance CMOS technology, in either 1.5 micron or 1.0 micron transistor gate length. This is equivalent to 1.1 or 0.8 micron effective


    OCR Scan     		PDF

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 5QE D 44^503 G01341Q 5 HITACHI/ L0GIC/ARRAYS/MÉÎ1 0 H IT A C H I S e p t e m b e r , 1985 CMOS GATE ARRAYS i HD61 SERIES DESIGNER'S MANUAL AND PRODUCT SPECIFICATION HITACHI/ LOGIC/ARR'A YS/MEM SQE D • 4 4TLS03 0G13411 4 T -42-11-09 CMOS GATE ARRAYS HD61 SERIES


    OCR Scan     		PDF G01341Q 4TLS03 0G13411 HD14070B 1407IB HD14556B HD14558B HD14560B HD14562B HD14072B

    SN72710L

    Abstract: MC1013P MC680P 796HC mc1235l MC838P MC814G MC1670L 723HC 741hm
    Text: 27-18 LH 0002 C LH 0002 CN 586-81! .587-270 AMPEX CURRENT A M PLIFIE R IN PUT 27-18 AMPEX REV 111 NH 0005C 586-495 D AC08CZ 587-896 27 + R ef | 1_ O PE R ATIO N AL A M PLIFIE R 8 BIT D -A CONVERTER 2" 14 13 12 11 6 5 4 1I i i i i i 3 1 13 , +12V So-4


    OCR Scan     		PDF LH0002C LH0002CN NH0005C DAC08CZ NH0014C DH0034 78M12HC MMH0026CG 79M12AHC 75460BP SN72710L MC1013P MC680P 796HC mc1235l MC838P MC814G MC1670L 723HC 741hm

    74LS115

    Abstract: 74LS273 74LS189 equivalent 74LS00 QUAD 2-INPUT NAND GATE 74LS265 fan-in and fan out of 7486 74LS93A 74LS181 74LS247 replacement MR 31 relay
    Text: F A IR C H IL D LOW POWER S C H O T T K Y D A TA BOOK ERRATA SHEET 1977 Device Page Item Schematic 2-5 Figure 2-6. Blocking diode in upper right is reversed. Also, diode con­ necting first darlington emitter to output should have series resistor. LS33 5-25


    OCR Scan     		PDF

    100414DC

    Abstract: 5401DM Fairchild dtl catalog fsa2719m 4727BPC FCM7010 FCM7004 937DMQB fairchild rtl FSA2501
    Text: FAIRMONT ELECTRONICS PTY. LTD. TE L.48-6421 4 8 -6 4 8 1 /2 /4 C AB LES ' FAIRTRONICS' C R A IG H A L L T E L E X 8-3227 S A . P O .BOX 41102, C R A IG H A LL 2024. I ouani v-ox 39! 262Bramley 2018 FAIRCHILD 464 Ellis Street, M ountain View, C alifornia 94042


    OCR Scan     		PDF 262Bramley orporation/464 962-5011/TWX 19-PIN 100414DC 5401DM Fairchild dtl catalog fsa2719m 4727BPC FCM7010 FCM7004 937DMQB fairchild rtl FSA2501

    DM74367

    Abstract: 54175 71ls97 DM74109 DM8160 om541 ci 8602 gn block diagram 5401 DM transistor 74L10 74S136
    Text: N ational Semiconductor Section 1 - 54/74 SSI DEVICES Connection Diagram s • Electrical Tables Section 2 - 54/74 M SI DEVICES Section 3 - National Semiconductor PROPRIETARY DEVICES Section 4 - National Semiconductor ADDITIONAL D EV KES t o NATIONAL Manufactured under one or more of the fo llowing U.S. patents: 3083262, 3189758, 3231797 , 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765,


    OCR Scan     		PDF

    BPW22A

    Abstract: cm .02m z5u 1kv pin configuration of BFW10 la4347 B2X84 TDA3653 equivalent TRIAC TAG 9322 HEF40106BP equivalent fx4054 core dsq8
    Text: Contents Page Page New product index Combined index and status codes viii x Mullard approved components BS9000, CECC, and D3007 lists CV list Integrated circuits Section index xliii 1 5 Standard functions LOGIC FAMILIES CMOS HE4000B family specifications CMOS HE4000B family survey


    OCR Scan     		PDF BS9000, D3007 HE4000B 80RIBUTION BS9000 BPW22A cm .02m z5u 1kv pin configuration of BFW10 la4347 B2X84 TDA3653 equivalent TRIAC TAG 9322 HEF40106BP equivalent fx4054 core dsq8