Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LVX27 Search Results

    SF Impression Pixel

    74LVX27 Price and Stock

    Rochester Electronics LLC 74LVX273M

    IC FF D-TYPE SNGL 8BIT 20SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LVX273M Bulk 77,920 653
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.46
    • 10000 $0.46
    		Buy Now

    Rochester Electronics LLC 74LVX273MX

    IC FF D-TYPE SNGL 8BIT 20SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LVX273MX Bulk 14,803 1,158
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.26
    		Buy Now

    Rochester Electronics LLC 74LVX273MTC

    IC FF D-TYPE SNGL 8BIT 20TSSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LVX273MTC Bulk 12,337 895
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.34
    • 10000 $0.34
    		Buy Now
    74LVX273MTC Bulk 10,804 895
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.34
    • 10000 $0.34
    		Buy Now

    Rochester Electronics LLC 74LVX273SJX

    IC FF D-TYPE SNGL 8BIT 20SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LVX273SJX Bulk 10,000 1,158
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.26
    		Buy Now

    Rochester Electronics LLC 74LVX273SJ

    IC FF D-TYPE SNGL 8BIT 20SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LVX273SJ Tube 7,859 1,158
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.26
    		Buy Now
    Find more 74LVX27 price and stock on Findchips.com

    74LVX27 Datasheets (50)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74LVX27 STMicroelectronics LOW VOLTAGE Triple 3-Input NOR Gate Original PDF
    74LVX27 STMicroelectronics LOW VOLTAGE Triple 3-Input NOR Gate Original PDF
    74LVX273 Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273 Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273 STMicroelectronics LOW VOLTAGE OCTAL D-TYPE FLIP FLOP WITH CLEAR WITH 5V TOLERANT INPUTS Original PDF
    74LVX273 Toshiba Octal D-type Flip Flop With Clear Scan PDF
    74LVX273M Fairchild Semiconductor Low Voltage Octal D Flip-Flop Original PDF
    74LVX273M Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop; Package: SOIC-Wide; No of Pins: 20; Container: Rail Original PDF
    74LVX273M Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273M National Semiconductor Low Voltage Octal D Flip-Flop Original PDF
    74LVX273M STMicroelectronics LOW VOLTAGE OCTAL D-TYPE FLIP FLOP WITH CLEAR WITH 5V TOLERANT INPUTS Original PDF
    74LVX273M STMicroelectronics Low Voltage CMOS Octal D-Type Flip-Flop with Clear (5 V Tolerant Inputs) Original PDF
    74LVX273M National Semiconductor Low Voltage Octal D Flip-Flop Scan PDF
    74LVX273MSCX Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273MTC Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273MTC Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273MTC National Semiconductor Low Voltage Octal D Flip-Flop Original PDF
    74LVX273MTC National Semiconductor Low Voltage Octal D Flip-Flop Scan PDF
    74LVX273MTCX Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF
    74LVX273MTCX Fairchild Semiconductor Low Voltage Octal D-Type Flip-Flop Original PDF

    74LVX27 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    LVX273

    Abstract: 74LVX273 74LVX273M 74LVX273MTC 74LVX273MTCX 74LVX273MX 74LVX273SJ 74LVX273SJX M20D
    Text: LVX273 National Semiconductor & 74LVX273 Low Voltage Octal D Flip-Flop General Description Features The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset


    OCR Scan     		74LVX273 LVX273 74LVX273 bSG1125 74LVX273M 74LVX273MTC 74LVX273MTCX 74LVX273MX 74LVX273SJ 74LVX273SJX M20D PDF

    74LVX27

    Abstract: No abstract text available
    Text: 74LVX27 LOW VOLTAGE TRIPLE 3-INPUT NOR GATE . HIGH SPEED: tpD =4.1 ns TYP. at Vcc = 3.3V . INPUT VOLTAGE LEVEL: V il = 0.8V, V ih = 2V at Vcc = 3V . LOW POWER DISSIPATION: Icc = 2 |oA (MAX.) at T a = 25 °C . LOW NOISE: V olp = 0.3 V (TYP.) at Vcc = 3.3V


    OCR Scan     		74LVX27 74LVX27 TSS0P14 PDF

    74LVX273

    Abstract: 74LVX273M 74LVX273MTR 74LVX273TTR
    Text: 74LVX273 LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP WITH CLEAR 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 150 MHz (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC =3V


    Original     		74LVX273 74LVX273 74LVX273M 74LVX273MTR 74LVX273TTR PDF

    74LVX273MTC

    Abstract: 74LVX273SJ LVX273 M20D MTC20 74LVX273 74LVX273M
    Text: 74LVX273 Low Voltage Octal D Flip-Flop General Description The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.


    Original     		74LVX273 LVX273 74LVX273MTC 74LVX273SJ M20D MTC20 74LVX273 74LVX273M PDF

    74LVX273

    Abstract: 74LVX273M 74LVX273MTC 74LVX273MTCX 74LVX273MX 74LVX273SJ 74LVX273SJX LVX273 M20D
    Text: 74LVX273 Low Voltage Octal D Flip-Flop General Description Features The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock CP and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously


    Original     		74LVX273 LVX273 74LVX273 74LVX273M 74LVX273MTC 74LVX273MTCX 74LVX273MX 74LVX273SJ 74LVX273SJX M20D PDF

    74LVX273

    Abstract: 74LVX273M 74LVX273MTR 74LVX273TTR
    Text: 74LVX273 LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP WITH CLEAR 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 150 MHz (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC =3V


    Original     		74LVX273 74LVX273 74LVX273M 74LVX273MTR 74LVX273TTR PDF

    74LVX27

    Abstract: 74LVX27M 74LVX27MTR 74LVX27TTR TSSOP14
    Text: 74LVX27 LOW VOLTAGE CMOS TRIPLE 3-INPUT NOR GATE WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED : tPD = 4.1ns TYP. at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL : VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA=25°C


    Original     		74LVX27 74LVX27 PO13G TSSOP14 0080337D 74LVX27M 74LVX27MTR 74LVX27TTR PDF

    LVX273

    Abstract: 74LVX273 74LVX273M 74LVX273MTC 74LVX273SJ M20D MTC20 DIODE SJ 98
    Text: E M IC D N D U C T O R t 74LVX273 Low Voltage Octal D Flip-Flop G eneral D escription The LVX273 has eight edge-triggered D -type flip-flops with individual D inputs and Q o u tp uts. The com m on buffered C lock CP and M aster Reset (MR) input load and reset


    OCR Scan     		74LVX273 LVX273 74LVX273 74LVX273M 74LVX273MTC 74LVX273SJ M20D MTC20 DIODE SJ 98 PDF

    74LVX27

    Abstract: 74LVX27MTR 74LVX27TTR TSSOP14
    Text: 74LVX27 LOW VOLTAGE CMOS TRIPLE 3-INPUT NOR GATE WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 4.1ns TYP. at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA=25°C


    Original     		74LVX27 74LVX27 74LVX27MTR 74LVX27TTR TSSOP14 PDF

    74LVX273

    Abstract: 74LVX273M 74LVX273MTC 74LVX273SJ LVX273 M20D MS-013 MTC20
    Text: Revised March 1999 74LVX273 Low Voltage Octal D-Type Flip-Flop General Description The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.


    Original     		74LVX273 LVX273 74LVX273 74LVX273M 74LVX273MTC 74LVX273SJ M20D MS-013 MTC20 PDF

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R 74LVX273 Low Voltage Octal D Flip-Flop General Description The LVX273 has eight edge-triggered D-type flip-tlops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.


    OCR Scan     		74LVX273 LVX273 2314-006I PDF

    74LVX27

    Abstract: 74LVX27M 74LVX27MTR 74LVX27TTR TSSOP14
    Text: 74LVX27 LOW VOLTAGE CMOS TRIPLE 3-INPUT NOR GATE WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED : tPD = 4.1ns TYP. at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL : VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA=25°C


    Original     		74LVX27 74LVX27 74LVX27M 74LVX27MTR 74LVX27TTR TSSOP14 PDF

    74LVX273

    Abstract: 74LVX273MTR 74LVX273TTR 74LVX27
    Text: 74LVX273 LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP WITH CLEAR 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 150 MHz (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC =3V


    Original     		74LVX273 74LVX273 74LVX273MTR 74LVX273TTR 74LVX27 PDF

    74LVX27

    Abstract: 74LVX27M TSSOP14
    Text: 74LVX27  LOW VOLTAGE TRIPLE 3-INPUT NOR GATE • ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 4.1 ns TYP. at VCC = 3.3V INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC = 3V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA = 25 oC LOW NOISE: VOLP = 0.3 V (TYP.) at VCC = 3.3V


    Original     		74LVX27 74LVX27 74LVX27M TSSOP14 PDF

    74LVX27

    Abstract: No abstract text available
    Text: 74LVX27 LOW VOLTAGE CMOS TRIPLE 3-INPUT NOR GATE WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 4.1ns TYP. at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA=25°C


    Original     		74LVX27 74LVX27MTR 74LVX27TTR 74LVX27 PDF

    LVX273

    Abstract: 74LVX273 74LVX273M 74LVX273T P013L
    Text: 74LVX273  LOW VOLTAGE OCTAL D-TYPE FLIP FLOP WITH CLEAR WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 150 MHz TYP. at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC = 3V


    Original     		74LVX273 LVX273 P013L TSSOP20 74LVX273 74LVX273M 74LVX273T P013L PDF

    LVX273

    Abstract: KFIR
    Text: LVX273 S 3 National ÆÆ Semiconductor 74LVX273 Low Voltage Octal D Flip-Flop General Description Features The LVX273 has eight edge-triggered D-type flip-tlops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset


    OCR Scan     		LVX273 74LVX273 LVX273 KFIR PDF

    LVX273

    Abstract: 74LVX273 74LVX273M 74LVX273T
    Text: 74LVX273  LOW VOLTAGE OCTAL D-TYPE FLIP FLOP WITH CLEAR WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 150 MHz TYP. at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC = 3V


    Original     		74LVX273 LVX273 74LVX273 74LVX273M 74LVX273T PDF

    74LVX27

    Abstract: 74LVX27M 74LVX27MTR 74LVX27TTR TSSOP14
    Text: 74LVX27 LOW VOLTAGE CMOS TRIPLE 3-INPUT NOR GATE WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED : tPD = 4.1ns TYP. at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL : VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA=25°C


    Original     		74LVX27 74LVX27 74LVX27M 74LVX27MTR 74LVX27TTR TSSOP14 PDF

    74LVX273

    Abstract: No abstract text available
    Text: 74LVX273 LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP WITH CLEAR 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 150 MHz (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC =3V


    Original     		74LVX273 74LVX273Mithout 74LVX273 PDF

    Untitled

    Abstract: No abstract text available
    Text: A I R C H June 1993 I L D Revised March 1999 S E M [CONDUCTOR TM 74LVX273 Low Voltage Octal D-Type Flip-Flop General Description The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset


    OCR Scan     		74LVX273 LVX273 PDF

    74LVX273

    Abstract: 74LVX273M 74LVX273MTC 74LVX273SJ LVX273 M20D MS-013 MTC20
    Text: Revised April 2005 74LVX273 Low Voltage Octal D-Type Flip-Flop General Description Features The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset


    Original     		74LVX273 LVX273 74LVX273 74LVX273M 74LVX273MTC 74LVX273SJ M20D MS-013 MTC20 PDF

    74LVX273

    Abstract: 74LVX273M 74LVX273MTC 74LVX273SJ LVX273 M20D MS-013 MTC20
    Text: Revised September 2003 74LVX273 Low Voltage Octal D-Type Flip-Flop General Description Features The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP and Master Reset (MR) input load and reset


    Original     		74LVX273 LVX273 74LVX273 74LVX273M 74LVX273MTC 74LVX273SJ M20D MS-013 MTC20 PDF

    B5011A

    Abstract: Box58090 MSC 5511 74LVX273
    Text: tSüllEB 007flflSl ^a? • NSC1 gg National ÆÆ Semiconductor January 1994 74LVX273 Low Voltage Octal D Flip-Flop General Description Features The ’ LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered


    OCR Scan     		007flflSl 74LVX273 LVX273 Cep-01451, B5011A Box58090 MSC 5511 PDF