74LS13
Abstract: 74LS14 751A-02 trigger schmitt 74 14 ttl 74ls14
Text: SN54/74LS13 SN54/74LS14 SCHMITT TRIGGERS DUAL GATE/HEX INVERTER The SN54LS / 74LS13 and SN54LS / 74LS14 contain logic gates / inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into
|
Original
|
SN54/74LS13
SN54/74LS14
SN54LS
74LS13
74LS14
751A-02
trigger schmitt 74 14
ttl 74ls14
|
PDF
|
74f13
Abstract: 74F14 Schmitt Triggers MC54/74F14 751A-02 inverters diagrams
Text: MC54/74F13 MC54/74F14 SCHMITT TRIGGERS DUAL 4-INPUT NAND/HEX INVERTERS The MC54/74F13 and MC54/74F14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin
|
Original
|
MC54/74F13
MC54/74F14
MC54/74F13
MC54/74F14
74f13
74F14
Schmitt Triggers
751A-02
inverters diagrams
|
PDF
|
AND-OR-INVERT gate
Abstract: 74 series family 74 series inverter
Text: BIPOLAR DIGITAL ICs continued •o 4->a 5 D Q. • PACKAGE C FANOUT DESCRIPTION TYPE TTL-T 74 H, T 54 H series" T 74/54 H 00 Quad 2-input positive NAND gate 6 90 10 T 74/54 H 04 Hex inverter 8 140 10 DIP H,P DIP H,P T 74/54 H 05* Hex inverter w ith open collector
|
OCR Scan
|
74/-OR-INVERTER
range-55
AND-OR-INVERT gate
74 series family
74 series inverter
|
PDF
|
SN7401
Abstract: sn29601 SN7449 SN74298 SN74265 MC3021 SN54367 sn74142 signetics 8223 9370c
Text: INDEX PAGE TTL Integrated Circuits Mechanical Data 1 TTL Interchangeability Guide 6 Functional Selection Guide 19 Explanation of Function Tables 38 54/74 Families of Compatible TTL Circuits 40 TTL INTEGRATED CIRCUITS MECHANICAL DATA J ceramic dual-in-line package
|
OCR Scan
|
24-lead
SN74S474
SN54S475
SN74S475
SN54S482
SN74S482
LCC4270
SN54490
SN74490
SN54LS490
SN7401
sn29601
SN7449
SN74298
SN74265
MC3021
SN54367
sn74142
signetics 8223
9370c
|
PDF
|
SN74ALS123
Abstract: SN7401 74LS424 54175 SN74298 SN74265 SN74LS630 SN74LS69 National Semiconductor Linear Data Book Transistor AF 138
Text: INDEX • FUNCTIONAL SELECTION GUIDE • NUMERICAL FUNCTION INTERCHANGEABILITY GUIDE GENERAL INFORMATION AND EXPLANATION OF NEW LOGIC SYMBOLS ORDERING INSTRUCTIONS AND MECHANICAL DATA 54/74 SERIES OF COMPATIBLE TTL CIRCUITS • PIN OUT DIAGRAMS 54/74 FAMILY SSI CIRCUITS
|
OCR Scan
|
MIL-M-38510
SN74ALS123
SN7401
74LS424
54175
SN74298
SN74265
SN74LS630
SN74LS69
National Semiconductor Linear Data Book
Transistor AF 138
|
PDF
|
Scans-048
Abstract: DSAGER000249 schaltungen
Text: ALLGEMEINE HINWEISE ZU DEN TTL-SERIEN 49/54/74 T TL-IC 's sind integrierte Schaltkreise der Digital technik. Die Schaltfunktionen werden durch direkte K opp lung in Transistor-Transistor-Logik erreicht. Die Gruppenbezeichnung 54 . . . und 74 . . . kenn
|
OCR Scan
|
54er-Serie
74er-Serie
49er-Serie
74erSerie.
Scans-048
DSAGER000249
schaltungen
|
PDF
|
K C2026 Y
Abstract: C2026 Y transistor C2026 transistor C2003 c2026 transistor equivalent c2026 740l6000 transistor c2002 740L6010 74ol6010 equivalent
Text: HIGH-SPEED LOGIC-TO-LOGIC OPTOCOUPLERS QUALITY TECHNOLOGIES LSTTLto O P T O /L O G /C \ tm PART NUMBER LOGIC COMPATIBILITY INPUT OUTPUT LOGIC FUNCTION OUTPUT CONFIGURATION 7 4 0 L6 0 0 0 740L6001 74 0 L6 0 1 0 740L6011 LSTTL LSTTL LSTTL LSTTL TTL TTL CMOS
|
OCR Scan
|
E50151)
U/01/10/000910U
K C2026 Y
C2026 Y
transistor C2026
transistor C2003
c2026
transistor equivalent c2026
740l6000
transistor c2002
740L6010
74ol6010 equivalent
|
PDF
|
ACT14
Abstract: ac14
Text: AC14 • ACT14 54 AC/74 AC 14 • 54ACT/74ACT14 Hex Inverter Schm itt Trigger Description Connection Diagrams The ’AC/’ACT14 contains six logic inverters which accept standard CMOS input signals TTL levels for ’ACT14 and provide standard CMOS output levels.
|
OCR Scan
|
ACT14
AC/74
54ACT/74ACT14
ACT14)
ACT14
54/74AC/ACT
ac14
|
PDF
|
DN74LS05
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LSOS DN74LS05 Dto 74-L Sp s Hex Inverters with Open Collector Outputs • Description DN74LS05 contains six inverter circuits with open collector outputs. ■ Features • • • • “Wired” AND capability Low power consum ption (Pd = 12mW typical)
|
OCR Scan
|
DN74LS
DN74LS05
DN74LSOS
DN74LS05
14-pin
|
PDF
|
74LS series logic gates 3 input or gate
Abstract: 74LS series logic gates 74LS series logic gate symbols 74ls gate symbols 74125 ic 74LS126 74LS55 r025 74LS125 74LS51
Text: FAIRCHILD DIGITAL TTL High Speed Schottky 54S/74S 3 ns/19 mW Logic/Connection Diagram 2 High Speed 54H/74H 6 ns/22 mW Std. TTL 9N 54/74 10 ns/10 mW Low Power Schottky 54LS/74LS 5 ns/2 mW Item 9000 Series 8 ns/10 mW (Cont'd) Function’11 SSI FUNCTIONS 5 't/I
|
OCR Scan
|
ns/10
54LS/74LS
54H/74H
ns/22
54S/74S
ns/19
74LS266
54H/74H52
54H/74H50
74LS series logic gates 3 input or gate
74LS series logic gates
74LS series logic gate symbols
74ls gate symbols
74125 ic
74LS126
74LS55
r025
74LS125
74LS51
|
PDF
|
Untitled
Abstract: No abstract text available
Text: g MOTOROLA M C74AC14 M C74ACT14 H ex In v erte r S ch m itt Trigger The M C 74 A C 1 4/74 A C T 1 4 co ntains six logic inverters w hich accept standard C M O S Input signals (TTL levels fo r M C 74A C T14) and provide standard C M OS output levels. T hey are capable o f tra n sfo rm in g slow ly changing input signals into
|
OCR Scan
|
C74AC14
C74ACT14
74ACT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LS366A DN74LS366A 74 L Hex Bus Drivers with 3-sta*e Outputs • Description DN74LS366A contains six 3-state output inverter buffer circuits with common output-control inputs Gi and G2 . P-2 ■ Features • Common output-control inputs for all six circuits
|
OCR Scan
|
DN74LS
DN74LS366A
DN74LS366A
16-pin
SO-16D)
Reco66A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LS05 DN74LS05 Dio 74^ s Hex Inverters with Open C ollector Outputs • Description P-1 DN74LS05 contains six inverter circuits w ith open collector o utputs. ■ Features • “W ired” AND capability • Low pow er consum ption (P d = 12mW typical)
|
OCR Scan
|
DN74LS
DN74LS05
DN74LS05
|
PDF
|
TTL 74ls125
Abstract: 74ls125 74125 logic diagram 74LS126 74LS366 74ls368
Text: FAIRCHILD DIGITAL TTL Logic/Connection Diagram 2 Packages(3) 9386 (8242) D94 3I,6A,9A D25 4L,6B,9B — D26 3I,6A,9A — D27 3I,6A,9A 54S/74S51 D28 3I,6A,9A High Speed Schottky 54S/74S 3 ns/19 mW 74LS266 High Speed 54H/74H 6 ns/22 mW Std. TTL 9N 54/74 10 ns/10 mW
|
OCR Scan
|
ns/10
54H/74H
ns/22
74LS266
54S/74S
ns/19
54H/74H52
54LS/74LS51
54LS/74LS54
TTL 74ls125
74ls125
74125 logic diagram
74LS126
74LS366
74ls368
|
PDF
|
|
60c31
Abstract: 74HC74 74HCT-Logic 80C31HB 27C2M EPROM 27C256 interface hardware 74HC cmos family spec
Text: CHAPTER 7 80C51 Family Designing with the 80C51BH CMOS EVOLVES The original CMOS logic families were the 4000-series and the 74C-series circuits. The 74C-series circuits are functional equivalents to the correspondingly numbered 74-series TTL circuits, but have CMOS logic levels and
|
OCR Scan
|
80C51
80C51BH
4000-series
74C-series
74-series
60c31
74HC74
74HCT-Logic
80C31HB
27C2M
EPROM 27C256 interface hardware
74HC cmos family spec
|
PDF
|
CT08
Abstract: D3245 4HCT08
Text: SN54HCT08, SN74HCT08 QUADRUPLE 2 INPUT POSITIVE AND GATES D3245, NO VEM BER 1988 Inputs are TTL-Voltage Compatible SN 64 H C T 0 8 SN 74 H C T 0 8 Package Options Include Plastic "Sm all Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil
|
OCR Scan
|
SN54HCT08,
SN74HCT08
D3245,
300-mil
SN74HCT0B
CT08
D3245
4HCT08
|
PDF
|
16-LINE TO 4-LINE PRIORITY ENCODERS
Abstract: 74 series logic gates Flip flops "J-K Flip flops" J-K Flip flops NAND Gates HD74 Synchronous 8-Bit Binary Counters HD74S synchronous binary counter with latch
Text: o V o la i \ \_ a . TTL H D 74/H D 74S Series I M A IN C HARACTERISTICS I PERFORMANCE (per gate Performance HD74 Series HD74S Series Propagation 10 ns 3 ns Delay Time Power 10 mW 20 m\V Dissipation Speed-Power 100 pJ 60 pJ Product O Series Param eter max)
|
OCR Scan
|
HD74/HD74S
HD74S
HD74Series
16-bit
DP-14
DP-16
DP-20
16-LINE TO 4-LINE PRIORITY ENCODERS
74 series logic gates
Flip flops
"J-K Flip flops"
J-K Flip flops
NAND Gates
HD74
Synchronous 8-Bit Binary Counters
synchronous binary counter with latch
|
PDF
|
MIC7400N
Abstract: SN74160N B114 B115 B116 MIC74163J MIC74164J MIC74174J
Text: ITT Setniconduëttfil Integrated Circuits - TTL REFERENCE T A B LE — 74 S e rie s C e ra m ic P a c k a g e continued Connection Diagram No. Function Stock No. MIC74163J Fully Sync Binary Counter 32934X B114 MIC74164J 8-BIT Serial-ln Parallel-O ut S/R 32935R
|
OCR Scan
|
MIC74163J
32934X
MIC74164J
32935R
M1C74165J
32936G
MIC74174J
32937E
MIC74175J
32938C
MIC7400N
SN74160N
B114
B115
B116
|
PDF
|
SN74160N
Abstract: b109 MIC7476J MIC7480J MIC7481J MIC7482J MIC7483J B112
Text: ITT Semiconductors Integrated Circuits — TTL REFERENCE T A B LE — 74 S e rie s C e ra m ic P a c k a g e co ntin u e d Function Stock No. MIC7476J Dual JK flip -flop master/slave 29204X B57 MIC7480J Full adder 32922H B59 MIC7481J 16-BIT RAM 29386X B60
|
OCR Scan
|
MIC7476J
29204X
MIC7480J
32922H
MIC7481J
16-BIT
29386X
MIC7482J
29205H
MIC7483J
SN74160N
b109
B112
|
PDF
|
54LS641
Abstract: CD Octal D-type flip-flop 74LS00 QUAD 2-INPUT NAND GATE 54LS642 54LS154 74LS00 quad TTL nand gate 74ls00 NAND gate SchottkyBarrierDiode 54LS92 54LS623
Text: MAXIMUM RATINGS Supply Voltage - Vcc T h e S e rie s 5 4 L S /7 4 L S Schottky TTL family features both Schottky-barrier-diode inputs and em itte r inputs and u tilizes full Schottky-barrier-diode clamping to achieve speeds com parable to Series 54/74 at one-fifth of the
|
OCR Scan
|
54LS00
74LS00
24-LEAD
20-LEAD
54LS390/E
54LS393/C
54LS395A/E
54LS445/E
54LS490/E
54LS533/R
54LS641
CD Octal D-type flip-flop
74LS00 QUAD 2-INPUT NAND GATE
54LS642
54LS154
74LS00 quad TTL nand gate
74ls00 NAND gate
SchottkyBarrierDiode
54LS92
54LS623
|
PDF
|
nand GATE
Abstract: "NAND Gate" TTL nand gate zn7400 74 series NAND gate ttl nand gate with power dissipation ZN7404 ZN7408 ZN7438 ZN7403
Text: TTL and LTTL C a t e g o r is a t io n o f T T L a n d L T T L S e rie s 74 Series Number No. of Leads Function Description Typical Average Pow er Typical Dissipation Propagation per Delay Packat mW (ns) G a te s ZN7400 ZN74L00 ZN7401 ZN 74L01 ZN7402 ZN74L02
|
OCR Scan
|
ZN7400
ZN74L00
ZN7401
ZN74L01
ZN7402
ZN74L02
ZN7403
ZN74L03
ZN7404
ZN74L04
nand GATE
"NAND Gate"
TTL nand gate
74 series NAND gate
ttl nand gate with power dissipation
ZN7408
ZN7438
|
PDF
|
t74ls157
Abstract: 74LS00 fan out 74LS00E T74LS74 74LS00 QUAD 2-INPUT NAND GATE 74LS00 74LS00 nand gate NAND 74LS00 74ls00 series T74LS367
Text: LOW POWER SCHOTTKY TTL-54/74 LS SERIES DESIGN CO NSIDERATIO NS SUPPLY VOLTAGE — +5V ±10% +5V ±5% T54 SERIES T74 SERIES NOISE MARGIN — V il 0.7V, V il 0.8V, 2.0V, 2 .0 V, V ih V ih Vol Vol 0.4V, V o h 2.5V 0.5V, V oh 2.7V T 5 4 SERIES T 7 4 SERIES INPUT LOADING —
|
OCR Scan
|
TTL-54/74
74LS00
400/u
400mA
SO-14.
t74ls157
74LS00 fan out
74LS00E
T74LS74
74LS00 QUAD 2-INPUT NAND GATE
74LS00 nand gate
NAND 74LS00
74ls00 series
T74LS367
|
PDF
|
c1474
Abstract: No abstract text available
Text: ^ M O TO R O LA M C 74A C 14 M C 74A C T 14 Hex In v erte r S c h m itt T rigger HEX INVERTER SCHMITT TRIGGER T h e M C 7 4A C 14 /74 A C T 14 contains six logic inverters w h ic h accept standard C M O S in p u t signals (TTL levels fo r M C 74A C T 1 4) and pro vid e standard C M O S o u t
|
OCR Scan
|
|
PDF
|
54175
Abstract: 74L02
Text: LO W -P O W ER S E R I E S 5 4 LS /74 LS S C H O T T K Y - C L A M P E D T R A N S I S T O R - T R A N S I S T O R LO G IC SCHOTTKY+ TTL MS! _ B U L L E T IN N O . D L -S 7 2 1 1 7 7 7, S E P T E M B E R 1972 FOR LOW-POWER, H IG H -PER FO R M A N C E D IG IT A L SYSTEMS
|
OCR Scan
|
54LS/74LS
54175
74L02
|
PDF
|