IDT71V633
Abstract: No abstract text available
Text: 64K x 32 3.3V Synchronous SRAM Flow-Through Outputs Burst Counter, Single Cycle Deselect IDT71V633 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ 64K x 32 memory configuration Supports high performance system speed Commercial: — 11 11ns Clock-to-Data Access 50 MHz
|
Original
|
PDF
|
IDT71V633
MT58LC64K32B2LG-XX)
100-pin
100pinTQFP
x4033
IDT71V633
|
IDT71V633
Abstract: No abstract text available
Text: 64K x 32 3.3V Synchronous SRAM Flow-Through Outputs Burst Counter, Single Cycle Deselect IDT71V633 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ tecture provides cost-effective 2-1-1-1 performance for processors up to 50 MHz. The IDT71V633 SRAM contains write, data-input, address and control
|
Original
|
PDF
|
IDT71V633
IDT71V633
accepts/9/99
100pinTQFP
|
IDT71V633
Abstract: No abstract text available
Text: 64K x 32 3.3V Synchronous SRAM Flow-Through Outputs Burst Counter, Single Cycle Deselect IDT71V633 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 64K x 32 memory configuration Supports high performance system speed Commercial: — 11 11ns Clock-to-Data Access 50 MHz
|
Original
|
PDF
|
IDT71V633
MT58LC64K32B2LG-XX)
100-pin
IDT71V633,
x4033
IDT71V633
|
IDT71V633
Abstract: No abstract text available
Text: PRELIMINARY 64K x 32, 3.3V SYNCHRONOUS IDT71V633 SRAM WITH FLOW-THROUGH OUTPUTS BURST COUNTER, SINGLE CYCLE DESELECT Integrated Device Technology, Inc. FEATURES: • 64K x 32 memory configuration • Supports high performance system speed - up to 50 MHz 11 ns Clock-to-Data Access
|
Original
|
PDF
|
IDT71V633
MT58LC64K32B2LG-XX)
100-pin
IDT71V633
71V633
PK100-1)
71V633S11PF
71V633S12PF
|
pin diagram for core i3 processor
Abstract: No abstract text available
Text: 64K x 32 3.3V Synchronous SRAM Flow-Through Outputs Burst Counter, Single Cycle Deselect IDT71V633 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 64K x 32 memory configuration Supports high performance system speed Commercial: — 11 11ns Clock-to-Data Access 50 MHz
|
Original
|
PDF
|
IDT71V633
MT58LC64K32B2LG-XX)
100-pin
100pinTQFP
x4033
pin diagram for core i3 processor
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY 64K x 32 , 3.3V SYNCHRONOUS IDT71V633 SRAM WITH FLOW-THROUGH OUTPUTS BURST COUNTER, SINGLE CYCLE DESELECT In te g ra te d D e v iz e T e c h n o lo g y , l i e . FEATURES: • • • • • • • • 64K x 32 m em ory configuration Supports high perform ance system speed - up to 50 MHz
|
OCR Scan
|
PDF
|
IDT71V633
T58LC
64K32B2LG
100-pin
71V633
71V633S11PF
71V633S12PF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. PRELIMINARY 64K x 32, 3.3V SYNCHRONOUS IDT71V633 SRAM WITH FLOW-THROUGH OUTPUTS BURST COUNTER, SINGLE CYCLE DESELECT FEATURES: • 64K x 32 memory configuration • Supports high performance system speed - up to 50 MHz 11 ns Clock-to-Data Access
|
OCR Scan
|
PDF
|
IDT71V633
MT58LC64K32B2LG-XX)
100-pin
71V633
PK100-1)
71V633S11PF
71V633S12PF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY 64K x 32, 3.3V SYNCHRONOUS IDT71V633 SRAM WITH FLOW-THROUGH OUTPUTS BURST COUNTER, SINGLE CYCLE DESELECT Integrated D evice Technology, Inc. FEATURES: • • • • • • • • 64K x 32 m em ory configuration Supports high perform ance system speed - up to 50 MHz
|
OCR Scan
|
PDF
|
IDT71V633
T58LC
64K32B2LG
100-pin
MO-136,
2S771
|