54AC11027
Abstract: 74AC11027
Text: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES SCAS019A – JULY 1987 – REVISED APRIL 1993 • 54AC11027 . . . J PACKAGE 74AC11027 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54AC11027,
74AC11027
SCAS019A
54AC11027
500-mA
300-mil
54AC11027
74AC11027
|
Untitled
Abstract: No abstract text available
Text: 54AC11027, 74AC11027 TRIPLE 3ĆINPUT POSITIVEĆNOR GATES ăą SCAS019A − JULY 1987 − REVISED APRIL 1993 • 54AC11027 . . . J PACKAGE 74AC11027 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54AC11027,
74AC11027
SCAS019A
54AC11027
500-mA
300-mil
|
54AC11027
Abstract: 74AC11027
Text: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES SCAS019A – JULY 1987 – REVISED APRIL 1993 • 54AC11027 . . . J PACKAGE 74AC11027 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54AC11027,
74AC11027
SCAS019A
54AC11027
500-mA
300-mil
54AC11027
74AC11027
|
54AC11027
Abstract: 74AC11027
Text: 54AC11027, 74AC11027 TRIPLE 3ĆINPUT POSITIVEĆNOR GATES ăą SCAS019A − JULY 1987 − REVISED APRIL 1993 • 54AC11027 . . . J PACKAGE 74AC11027 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54AC11027,
74AC11027
SCAS019A
54AC11027
500-mA
300-mil
54AC11027
74AC11027
|
Untitled
Abstract: No abstract text available
Text: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES TI0056— D2957, JULY 1987—REVISED MARCH 1990 54AC11027 . . . J PACKAGE 74AC11027 . . . D OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout TOP VIEW • Center-Pln V c c and GND Configurations to
|
OCR Scan
|
PDF
|
54AC11027,
74AC11027
TI0056--
D2957,
1987--REVISED
500-mA
300-mil
54AC11027
74AC11027
|
Untitled
Abstract: No abstract text available
Text: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES D2957, JULY 1987 - REVISED APRIL 1993 • ■ * Flow-Through Architecture Optimizes PCB Layout I I I * Center-Pin Vcc and GND Configurations Minimize High-Speed Switching Noise • EPIC Enhanced-Performance Implanted
|
OCR Scan
|
PDF
|
54AC11027,
74AC11027
D2957,
C110Z7.
500-mA
300-mil
54AC11027
|
54AC11027
Abstract: 74AC 74AC11027 D2957 SMD+TRANSISTOR+N8+11027
Text: 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES TI0056—D2957, JULY 1987—REVISED MARCH 1990 Flow -Through A rchitectu re to O ptim ize PCB Layout 54AC11027 . . . J PACKAGE 74AC11027 , . . D OR N PACKAGE TOP VIEW C enter-Pin V q c and G N D C onfigurations to
|
OCR Scan
|
PDF
|
54AC11027,
TI0056â
D2957,
500-mA
300-mil
54AC11027
74AC11027
74AC
D2957
SMD+TRANSISTOR+N8+11027
|
Untitled
Abstract: No abstract text available
Text: 54AC11027,74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES D2957, JULY 1987-REVISEDAPRIL1993 Flow-Through Architecture Optimizes PCB Layout 5 4 A C 1 1 0 2 7 . J PACKAGE 74A C 11027. . . D OR N PACKAGE TOP VIEW Center-PIn V^c and GND Configurations Minimize High-Speed Switching Noise
|
OCR Scan
|
PDF
|
54AC11027
74AC11027
D2957,
1987-REVISEDAPRIL1993
500-mA
300-mil
|
74AC11827
Abstract: 54AC11827
Text: TEXAS INSTR 31E » LOGIC 0^1753 ODATGOS 3 BTII3 n, 54A C 11827, 74AC11827 10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS n r - 5 ^ - o H - o o TI0155—D3379, NOVEMBER 1989—REVISED MARCH 1990 54AC11827 . . . JT PACKAGE 74AC11827 . . . DW OR NT PACKAGE
|
OCR Scan
|
PDF
|
54AC11827,
74AC11827
10-BIT
TI0155â
D3379,
1989-REVISEO
500-mA
300-mll
54AC11827
|