Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    500 GFLOPS Search Results

    500 GFLOPS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    32x32 Multiplier

    Abstract: EE-174 32X32 ADSP-TS201S processor cross reference avr ms1 diagram ADSP-TS201SABP-ENG
    Text: PRELIMINARY TECHNICAL DATA TigerSHARC Embedded Processor ADSP-TS201S a Preliminary Technical Data KEY FEATURES 500 MHz, 2.0 ns Instruction Cycle Rate 24M Bits of Internal—On-Chip—DRAM Memory 25؋25 mm 576-Ball Thermally Enhanced Ball Grid Array Package


    Original     		PDF ADSP-TS201S 576-Ball) ADSP-TS201SABP-ENG 24Mbit BP-576 32x32 Multiplier EE-174 32X32 ADSP-TS201S processor cross reference avr ms1 diagram ADSP-TS201SABP-ENG

    ADSP-TS201 SDRAM

    Abstract: TigerSHARC DSP Instruction set specification ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory


    Original     		PDF 576-ball) 32-bit 40-bit 64-bit 14-channel ADSP-TS202S BP-576 576-Ball ADSP-TS202SABP-050 ADSP-TS201 SDRAM TigerSHARC DSP Instruction set specification ADSP-TS201

    32X32

    Abstract: ADSP-TS202S ds206 l3bc ADDR31-0 b14 smd
    Text: PRELIMINARY TECHNICAL DATA TigerSHARC Embedded Processor ADSP-TS202S a Preliminary Technical Data KEY FEATURES 500 MHz, 2.0 ns Instruction Cycle Rate 12M Bits of Internal—On-Chip—DRAM Memory 25؋25 mm 576-Ball Thermally Enhanced Ball Grid Array Package


    Original     		PDF ADSP-TS202S 576-Ball) ADSP-TS202SABP-ENG 12Mbit BP-576 32X32 ADSP-TS202S ds206 l3bc ADDR31-0 b14 smd

    ADSP-TS203S

    Abstract: ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 4M bits of internal—on-chip—DRAM memory


    Original     		PDF 576-ball) 32-bit 40-bit 64-bit 10-channel ADSP-TS203S BP-576 576-Ball ADSP-TS203SABP-050 ADSP-TS203S ADSP-TS201

    ADSP-TS203S

    Abstract: avr ms1 diagram 32x32 Multiplier EE-174 SMD-C2 32X32 MSH 11 ADSP-TS201 LXBC
    Text: PRELIMINARY TECHNICAL DATA TigerSHARC Embedded Processor ADSP-TS203S a Preliminary Technical Data KEY FEATURES 500 MHz, 2.0 ns Instruction Cycle Rate 4M Bits of Internal—On-Chip—DRAM Memory 25؋25 mm 576-Ball Thermally Enhanced Ball Grid Array Package


    Original     		PDF ADSP-TS203S 576-Ball) ADSP-TS203SABP-ENG BP-576 ADSP-TS203S avr ms1 diagram 32x32 Multiplier EE-174 SMD-C2 32X32 MSH 11 ADSP-TS201 LXBC

    SMD resistors K24

    Abstract: SMD transistor k23 smd w20 ADSP-TS203S y6 smd transistor 32X32 ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S Preliminary Technical Data KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns Instruction Cycle Rate 4M Bits of Internal—On-Chip—DRAM Memory 25x25 mm 576-Ball Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File


    Original     		PDF ADSP-TS203S 576-Ball) ADSP-TS203SABP-X BP-576 C00000-0-03/03 SMD resistors K24 SMD transistor k23 smd w20 ADSP-TS203S y6 smd transistor 32X32 ADSP-TS201

    ADSP-TS203S

    Abstract: ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S a KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns instruction cycle rate 4M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a multiplier, a shifter, and a register file


    Original     		PDF ADSP-TS203S 576-ball) 10-channel ADSP-TS203SABP-050 BP-576 C04326-0-11/04 ADSP-TS203S ADSP-TS201

    smd w20

    Abstract: adsp ts201 link port ts201 SMD transistor k23 y6 smd transistor 32X32 ADSP-TS202S
    Text: TigerSHARC Embedded Processor ADSP-TS202S Preliminary Technical Data KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns Instruction Cycle Rate 12M Bits of Internal—On-Chip—DRAM Memory 25x25 mm 576-Ball Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File


    Original     		PDF ADSP-TS202S 576-Ball) High-PerforADSP-TS202SABP-X 12Mbit BP-576 C00000-0-03/03 smd w20 adsp ts201 link port ts201 SMD transistor k23 y6 smd transistor 32X32 ADSP-TS202S

    ADSP-TS202S

    Abstract: ADSP-TS202
    Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a multiplier, a shifter, and a register file


    Original     		PDF ADSP-TS202S 576-ball) 14-channel ADSP-TS202SABP-050 BP-576 C04325-0-11/04 ADSP-TS202S ADSP-TS202

    AF11 Transistors

    Abstract: D740 ARM pin configuration AT572D740 ATMEL 740 8Kx128 ARMA FUNCTION SIGNAL GENERATOR bi-03
    Text: Features • Dual Core System Integrating an ARM7TDMI ARM Thumb Processor Core and a mAgic DSP for Audio, Communication and Beam-forming Applications • High Performance DSP Operating at 100 MHz • • • • • – 1 GFLOPS - 1.5 Gops – 10 Arithmetic Operations per Cycle 4 Multiply, 2 Add/subtract, 1 Add, 1 Subtract


    Original     		PDF 32-bit 40-bit 7001AS AF11 Transistors D740 ARM pin configuration AT572D740 ATMEL 740 8Kx128 ARMA FUNCTION SIGNAL GENERATOR bi-03

    PC7400

    Abstract: 2103A BGA360 ABB CONVERTER E4 PCX7400 tag l9 420 400 TMS10
    Text: Features • • • • • • • • • • • • • • • • 18SPECint95, 16SPECfp95 @ 266 MHz with 1-MB L2 @ 200 MHz 3.2 GFLOPS @ 400 MHz Peak Performance Selectable Bus Clock (14 CPU Bus Dividers Up To 9x) Seven Selectable Core-to-L2 Frequency Divisors


    Original     		PDF 18SPECint95, 16SPECfp95 64-bit 32-bit 32-KB PC7400 2103A BGA360 ABB CONVERTER E4 PCX7400 tag l9 420 400 TMS10

    SPRS067

    Abstract: C6201 HD15 ED27
    Text: TMX320C6701 FLOATING-POINT DIGITAL SIGNAL PROCESSOR SPRS067 – MAY 1998 D D D D D Highest Performance Floating-Point Digital Signal Processor DSP TMX320C6701 – 6-ns Instruction Cycle Time – 167-MHz Clock Rate – Eight 32-Bit Instructions/Cycle – 1 GFLOPS


    Original     		PDF TMX320C6701 SPRS067 167-MHz 32-Bit C6201 32-Bit SPRS067 HD15 ED27

    smr 40000c circuit

    Abstract: SMR 40000c VID 200-12 S4 STRD 1806 AT572D940 CHANNEL22 16X64 Dot Matrix LCD 2x16, 16 pin up, 16 pin down Module Date Code AT572D940HF ptz decoder
    Text: Features • DIOPSIS Dual Core System Integrating an ARM926EJ-S ARM® Thumb® Processor • • • • Core and a MagicV of VLIW Magic DSP™ is optimized for Audio, Communication and Beam-forming Applications High Performance MagicV VLIW DSP – 1 GFLOPS - 1.6 Gops at 100 MHz


    Original     		PDF ARM926EJ-STM 40-bit 32-bit smr 40000c circuit SMR 40000c VID 200-12 S4 STRD 1806 AT572D940 CHANNEL22 16X64 Dot Matrix LCD 2x16, 16 pin up, 16 pin down Module Date Code AT572D940HF ptz decoder

    DSP48E

    Abstract: embedded powerpc 440 Xilinx Ethernet development FPGA Virtex 6 Ethernet Xilinx VIRTEX-5
    Text: DEFENSE-GRADE FPGAs Virtex-5Q HIGH PERFORMANCE, LARGE CAPACITY DEFENSE-GRADE FPGAs DEFENSE-GRADE VIRTEX-5Q FPGAs Requirements for Defense Electronics • Increased performance with high connectivity • Tamper resistant, secure designs • Reduced time to ‘mission-ready’


    Original     		PDF

    iso07816 protocol

    Abstract: dmo 365 r dmo 465 0xFFFF0008 AT572D740 ARF7 dmo 365 rb dmo 365 dps 8000 IEEE 1284B
    Text: • Dual-core System Integrating an ARM7TDMI ARM® Thumb® Processor Core and a mAgic DSP for Audio, Communication and Beam-forming Applications • High-performance DSP Operating at 100 MHz • • • • • – 1 GFLOPS - 1.5 Gops – 10 Arithmetic Operations per Cycle 4 Multiply, 2 Add/subtract, 1 Add, 1 Subtract


    Original     		PDF 32-bit 40-bit iso07816 protocol dmo 365 r dmo 465 0xFFFF0008 AT572D740 ARF7 dmo 365 rb dmo 365 dps 8000 IEEE 1284B

    AD6555

    Abstract: GSM based home appliance control circuit diagram mp3 player circuit diagram by using msp430 microprocessor coffee vending machine ADSP-BF525 ADSP-21160 ADSP-21161N ADSP-21262 ADSP-21266 ADSP-TS203S
    Text: Embedded Processors and DSP Selection Guide 2007 Edition www.analog.com/processors Obtaining Information HOW TO OBTAIN INFORMATION FROM ANALOG DEVICES Europe and Israel Analog Devices publishes data sheets and a host of other technical literature supporting our products and technologies. Follow the


    Original     		PDF G02458-0-9/07 AD6555 GSM based home appliance control circuit diagram mp3 player circuit diagram by using msp430 microprocessor coffee vending machine ADSP-BF525 ADSP-21160 ADSP-21161N ADSP-21262 ADSP-21266 ADSP-TS203S

    simple 5.1 home theatre amplifier circuit diagram with usb and remote

    Abstract: 5.1 remote control home theater circuit diagram VDSP-TS-PC-TEST fingerprint scanner ADSP-21065L 2.1 to 5.1 home theatre circuit diagram with remote control 5.1 home theatre basic diagram guidance radar AD6555 pioneer circuit inc radar interfacing with microcontroller
    Text: Embedded Processors and DSP Selection Guide 2007 Edition www.analog.com/processors Obtaining Information HOW TO OBTAIN INFORMATION FROM ANALOG DEVICES Europe and Israel Analog Devices publishes data sheets and a host of other technical literature supporting our products and technologies. Follow the


    Original     		PDF G02458-7 simple 5.1 home theatre amplifier circuit diagram with usb and remote 5.1 remote control home theater circuit diagram VDSP-TS-PC-TEST fingerprint scanner ADSP-21065L 2.1 to 5.1 home theatre circuit diagram with remote control 5.1 home theatre basic diagram guidance radar AD6555 pioneer circuit inc radar interfacing with microcontroller

    ADSP-TS201SWBP-050

    Abstract: 7485 pin configuration ADSP-TS201S SYSCON 3 ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201SwBP
    Text: TigerSHARC Embedded Processor ADSP-TS201S a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original     		PDF ADSP-TS201S 576-ball) 14-channel BP-576 D04324-0-11/04 BP-576) ADSP-TS201SWBP-050 7485 pin configuration ADSP-TS201S SYSCON 3 ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201SwBP

    DOLBY DIGITAL 5.1 DECODERS AND ENCODERS CIRCUITS

    Abstract: ADZS-DBGAGENT-BRD free philips home theater circuit diagram sharc 21xxx architecture block diagram ADSP-21469 ADSP-BF524KBCZ-4 adsp-bf537bbcz-5b ADSP-BF561 fir filter real time ADSP-TS101SAB1Z000 ADSP-TS201SABP-060
    Text: Embedded Processors and DSP Selection Guide 2009 Edition Supplied by www.spoerle.com . spoerle@spoerle.com www.analog.com/processors Obtaining Information HOW TO OBTAIN INFORMATION FROM ANALOG DEVICES Europe and Israel Analog Devices publishes data sheets and a host of other technical


    Original     		PDF G02458-7 DOLBY DIGITAL 5.1 DECODERS AND ENCODERS CIRCUITS ADZS-DBGAGENT-BRD free philips home theater circuit diagram sharc 21xxx architecture block diagram ADSP-21469 ADSP-BF524KBCZ-4 adsp-bf537bbcz-5b ADSP-BF561 fir filter real time ADSP-TS101SAB1Z000 ADSP-TS201SABP-060

    ADSP-TS201SABPZ050

    Abstract: sharc 21xxx architecture block diagram DOLBY DIGITAL 5.1 DECODERS AND ENCODERS CIRCUITS ADZS-DBGAGENT-BRD sony DVD player with usb port circuit diagram emmc spec super harvard architecture block diagram ADSP-BF561 fir filter real time radix 2 FFT source code for ts201 ADZS-TS201S-EZLITE
    Text: Embedded Processors and DSP Selection Guide 2009 Edition www.analog.com/processors Obtaining Information HOW TO OBTAIN INFORMATION FROM ANALOG DEVICES Europe and Israel Analog Devices publishes data sheets and a host of other technical literature supporting our products and technologies. Follow the


    Original     		PDF G02458-7 ADSP-TS201SABPZ050 sharc 21xxx architecture block diagram DOLBY DIGITAL 5.1 DECODERS AND ENCODERS CIRCUITS ADZS-DBGAGENT-BRD sony DVD player with usb port circuit diagram emmc spec super harvard architecture block diagram ADSP-BF561 fir filter real time radix 2 FFT source code for ts201 ADZS-TS201S-EZLITE

    BM 1084

    Abstract: ADSP-TS201Sw ADSP-TS201SWBP-050 ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201S
    Text: TigerSHARC Embedded Processor ADSP-TS201S a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original     		PDF 576-ball) 14-channel 32-bit 40-bit 64-bit d576-Ball 576-Ball ADSP-TS201SABP-060 ADSP-TS201SABP-050 BM 1084 ADSP-TS201Sw ADSP-TS201SWBP-050 ADSP-TS201S

    7.1 channel assembled home theater circuit diagram

    Abstract: ECG using labview simple 5.1 home theater circuit diagram digital dts dolby 5.1 ic amplifier circuit pioneer 5.1 remote control home theater circuit diagram 1500 watt audio amplifier image ADSP-21469KBCZ-4 digital dts dolby 5.1 ic amplifier circuits 7.1 remote control home theater SHARC inverters china portable DVD circuit diagram
    Text: Embedded Processors and DSP Selection Guide 2010 www.analog.com/processors Obtaining Information How to Obtain Information from Analog Devices Europe and Israel Analog Devices publishes data sheets and a host of other technical literature supporting our products and technologies. Follow the


    Original     		PDF G02458-3-4/10 7.1 channel assembled home theater circuit diagram ECG using labview simple 5.1 home theater circuit diagram digital dts dolby 5.1 ic amplifier circuit pioneer 5.1 remote control home theater circuit diagram 1500 watt audio amplifier image ADSP-21469KBCZ-4 digital dts dolby 5.1 ic amplifier circuits 7.1 remote control home theater SHARC inverters china portable DVD circuit diagram

    Pentium III Developer

    Abstract: 1000X1000
    Text: Scalable LINPACK Performance Using SMP Through the Intel Math Kernel Library Information in this document is provided in connection with Intel® products. This report is provided “as is.” No license, express, implied, or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and


    Original     		PDF

    500 gflops

    Abstract: ADSP-TS101S ADSP-TS201S MPC7410 MPC7455 1024-POINT BittWare harrier ADSP-TS101 PRPMC800
    Text: Special Feature SHARC Bites Back From the Editor’s Files: This is the 2nd in a series of articles that explores the complex processor tradeoffs and evaluations required to choose the most effective processor for continuous real-time signal processing applications as typified by


    Original     		PDF 1024-point 500 gflops ADSP-TS101S ADSP-TS201S MPC7410 MPC7455 BittWare harrier ADSP-TS101 PRPMC800