Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    41-BIT CARRY LOOK-AHEAD ADDER Search Results

    41-BIT CARRY LOOK-AHEAD ADDER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74F182SJ Rochester Electronics LLC Look-Ahead Carry Generator, F/FAST Series, 4-Bit, TTL, PDSO16, 5.30 MM, EIAJ TYPE2, SOP-16 Visit Rochester Electronics LLC Buy
    54LS183J Rochester Electronics LLC 54LS183 - FULL ADDER, DUAL CARRY-SAVE Visit Rochester Electronics LLC Buy
    54LS183/BCA Rochester Electronics LLC 54LS183 - Full Adder, Dual Carry-Save - Dual marked (5962-9054101CA) Visit Rochester Electronics LLC Buy
    5482W/R Rochester Electronics LLC 5482 - 2-Bit Binary Full Adders Visit Rochester Electronics LLC Buy
    5482J Rochester Electronics LLC 5482 - 2-Bit Binary Full Adders Visit Rochester Electronics LLC Buy

    41-BIT CARRY LOOK-AHEAD ADDER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    "MOTOROLA CMOS LOGIC DATA"

    Abstract: DIODE S4 41 carry look ahead adder DIODE S4 74 CD4008B MC14008B MC14XXXBCL MC14XXXBCP MC14XXXBD S4 42 DIODE
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC14008B 4-Bit Full Adder L SUFFIX CERAMIC CASE 620 The MC14008B 4–bit full adder is constructed with MOS P–channel and N–channel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast internal look–ahead carry output.


    Original
    PDF MC14008B MC14008B MC14008B/D* MC14008B/D "MOTOROLA CMOS LOGIC DATA" DIODE S4 41 carry look ahead adder DIODE S4 74 CD4008B MC14XXXBCL MC14XXXBCP MC14XXXBD S4 42 DIODE

    V7402

    Abstract: V74138 V74161 TTL7482 V74169 V74273 V74157 V74163 V7410 V7442
    Text: VANTIS Soft Macro Reference Manual TTL Function Macros 1999 Vantis Application Center 1 TABLE OF CONTENTS Macro Name V7400 V7402 V7408 V7410 V7411 V7420 V7421 V7427 V7430 V7432 V7442 V7449 V7451 V7482 V7483 V7485 V7486 V74133 V74138 V74139 V74148 V74150 V74151


    Original
    PDF V7400 V7402 V7408 V7410 V7411 V7420 V7421 V7427 V7430 V7432 V7402 V74138 V74161 TTL7482 V74169 V74273 V74157 V74163 V7410 V7442

    HC283

    Abstract: 54HC 74HC C1995 MM54HC MM54HC283 MM54HC283J MM74HC MM74HC283
    Text: MM54HC283 MM74HC283 4-Bit Binary Adder with Fast Carry General Description Features This full adder performs the addition of two 4-bit binary numbers utilizing advanced silicon-gate CMOS technology The sum R outputs are provided for each bit and the resultant


    Original
    PDF MM54HC283 MM74HC283 HC283 54HC 74HC C1995 MM54HC MM54HC283J MM74HC MM74HC283

    quad single supply 50 Ohm Line Drivers

    Abstract: mc10 MC10H160 MC10H135
    Text: MECL 10H INTEGRATED CIRCUITS MC10H100 SERIES 0 TO 75°C Function Selection – 0 to +75°C Function Device Function Case NOR Gate Quad 2–Input with Strobe Quad 2–Input Triple 4–3–3 Input Dual 3–Input 3–Output MC10H100 MC10H102 MC10H106 MC10H211


    Original
    PDF MC10H100 MC10/100H640 MC10/100H641 MC10/100H642 MC10/100H643 MC10/100H644 MC10H645 MC10/100H646 MC10H209 MC10H123 quad single supply 50 Ohm Line Drivers mc10 MC10H160 MC10H135

    verilog code for modified booth algorithm

    Abstract: vhdl code for Booth algorithm vhdl code for a updown counter using structural m verilog code pipeline ripple carry adder vhdl code for siso shift register 8 bit booth multiplier vhdl code vhdl code for pipo shift register vhdl code for asynchronous piso VHDL program to design 4 bit ripple counter verilog code for carry look ahead adder
    Text: A Guide to ACTgen Macros Actel Corporation, Sunnyvale, CA 94086 1998 Actel Corporation. All rights reserved. Part Number: 5029108-0 Release: June 1998 No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.


    Original
    PDF 2/1200XL, 3200DX, verilog code for modified booth algorithm vhdl code for Booth algorithm vhdl code for a updown counter using structural m verilog code pipeline ripple carry adder vhdl code for siso shift register 8 bit booth multiplier vhdl code vhdl code for pipo shift register vhdl code for asynchronous piso VHDL program to design 4 bit ripple counter verilog code for carry look ahead adder

    structural vhdl code for ripple counter

    Abstract: vhdl code for siso shift register verilog code pipeline ripple carry adder booth multiplier code in vhdl verilog code for SIPO shifter vhdl code for a updown counter verilog code for barrel shifter vhdl code for 8bit booth multiplier 8 bit booth multiplier vhdl code vhdl code for 4 bit updown counter
    Text: A Guide to ACTgen Macros For more information about Actel’s products, call 888-99-ACTEL or visit our Web site at http://www.actel.com Actel Corporation • 955 East Arques Avenue • Sunnyvale, CA USA 94086 U.S. Toll Free Line: 888-99-ACTEL • Customer Service: 408-739-1010 • Customer Service FAX: 408-522-8044


    Original
    PDF 888-99-ACTEL structural vhdl code for ripple counter vhdl code for siso shift register verilog code pipeline ripple carry adder booth multiplier code in vhdl verilog code for SIPO shifter vhdl code for a updown counter verilog code for barrel shifter vhdl code for 8bit booth multiplier 8 bit booth multiplier vhdl code vhdl code for 4 bit updown counter

    traffic light c language

    Abstract: behavioral code of carry save adder 32 bit carry select adder code 4 BIT ADDER ABEL updown counter XAPP075 XC7300 XC9500 design counter traffic light
    Text:  Using ABEL with Xilinx CPLDs XAPP075 January, 1997 Version 1.0 Application Note Summary This application note provides a basic overview of the ABEL language and gives examples showing how to use ABEL to fully utilize the specific features of Xilinx CPLDs.


    Original
    PDF XAPP075 XC9500, XC7300 XC7300 XC9500 traffic light c language behavioral code of carry save adder 32 bit carry select adder code 4 BIT ADDER ABEL updown counter XC9500 design counter traffic light

    traffic light c language

    Abstract: design counter traffic light 4 BIT ADDER ABEL XC7300 XC9500 carry select adder 16 bit using fast adders 32 bit carry select adder code behavioral code of carry save adder
    Text:  Using ABEL with Xilinx CPLDs XAPP 075 - January, 1997 Version 1.0 Application Note Summary This application note provides a basic overview of the ABEL language and gives examples showing how to use ABEL to fully utilize the specific features of Xilinx CPLDs.


    Original
    PDF XC9500, XC7300 XC7300 XC9500 traffic light c language design counter traffic light 4 BIT ADDER ABEL XC9500 carry select adder 16 bit using fast adders 32 bit carry select adder code behavioral code of carry save adder

    3-bit binary multiplier using adder VERILOG

    Abstract: No abstract text available
    Text: ACTgen Macro Builder User’s Guide Windows & UNIX® Environments Actel Corporation, Sunnyvale, CA 94086 1996 by Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5029085-0 Release: June, 1996 No part of this document may be copied or reproduced in any form or by any


    Original
    PDF

    vhdl code for 8-bit brentkung adder

    Abstract: 8 bit wallace tree multiplier verilog code dadda tree multiplier 8bit 16 bit wallace tree multiplier verilog code dadda tree multiplier 8 bit wallace-tree VERILOG vhdl code for Wallace tree multiplier dadda tree multiplier 4 bit radix 2 modified booth multiplier code in vhdl 24 bit wallace tree multiplier verilog code
    Text: Guide to ACTgen Macros R1-2002 Windows and UNIX® Environments Actel Corporation, Sunnyvale, CA 94086 2002 Actel Corporation. All rights reserved. Part Number: 5029108-7 Release: June 2002 No part of this document may be copied or reproduced in any form or by any


    Original
    PDF R1-2002 vhdl code for 8-bit brentkung adder 8 bit wallace tree multiplier verilog code dadda tree multiplier 8bit 16 bit wallace tree multiplier verilog code dadda tree multiplier 8 bit wallace-tree VERILOG vhdl code for Wallace tree multiplier dadda tree multiplier 4 bit radix 2 modified booth multiplier code in vhdl 24 bit wallace tree multiplier verilog code

    sklansky adder verilog code

    Abstract: vhdl code for 8-bit brentkung adder dadda tree multiplier 8bit dadda tree multiplier 4 bit radix 2 modified booth multiplier code in vhdl 8-bit brentkung adder vhdl code Design of Wallace Tree Multiplier by Sklansky Adder 4 bit multiplication vhdl code using wallace tree vhdl code Wallace tree multiplier 16 bit carry lookahead subtractor vhdl
    Text: SmartGen Cores Reference Guide Hyperlinks in the SmartGen Cores Reference Guide PDF file are DISABLED. Please see the online help included with software to view the content with enabled links. Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved.


    Original
    PDF

    booth multiplier

    Abstract: 97p sped 16X1 16X2 LFX200B-03f256i e30 c15 100 12p
    Text: ispXPGA Family TM January 2004 Preliminary Data Sheet • Non-volatile, Infinitely Reconfigurable ■ Eight sysCLOCK Phase Locked Loops PLLs for Clock Management • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory • No external configuration memory


    Original
    PDF 10MHz 320MHz 250ps 414Kb -04F256 -03F256I. TN1028) TN1003) TN1000) TN1026) booth multiplier 97p sped 16X1 16X2 LFX200B-03f256i e30 c15 100 12p

    Untitled

    Abstract: No abstract text available
    Text: ispXPGA Family TM September 2003 Preliminary Data Sheet • Non-volatile, Infinitely Reconfigurable ■ Eight sysCLOCK Phase Locked Loops PLLs for Clock Management • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory • No external configuration memory


    Original
    PDF 10MHz 320MHz 250ps -04F256 -03F256I. TN1028) TN1003) TN1000) TN1026) TN1020)

    Untitled

    Abstract: No abstract text available
    Text: ispXPGA Family TM July 2003 Preliminary Data Sheet • Non-volatile, Infinitely Reconfigurable ■ Eight sysCLOCK Phase Locked Loops PLLs for Clock Management • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory • No external configuration memory


    Original
    PDF 10MHz 320MHz 250ps -04F256 -03F256I. TN1028) TN1003) TN1000) TN1026) TN1020)

    Untitled

    Abstract: No abstract text available
    Text: January 1988 Semiconductor MM54HC283/MM74HC283 4-Bit Binary Adder with Fast Carry G e n e ral D escrip tio n F e a tu re s This full adder performs the addition of two 4-bit binary num­ bers utilizing advanced silicon-gate CMOS technology. The sum 2 outputs are provided for each bit and the resultant


    OCR Scan
    PDF MM54HC283/MM74HC283

    Untitled

    Abstract: No abstract text available
    Text: January 1988 MM54HC283/MM74HC283 4-Bit Binary Adder with Fast Carry General Description Features This full add e r perform s th e addition o f tw o 4-bit binary num ­ bers utilizing advanced silicon-gate C M OS technology. The sum 2 o utputs are provided fo r each bit and th e resultant


    OCR Scan
    PDF MM54HC283/MM74HC283 an0-534

    register file

    Abstract: 100H640 mc10 MECL10H
    Text: MECL10H INTEGRATED CIRCUITS MC10H100 SERIES 0 TO 7S°C Function Selection — 0 to +75*0 Function Device Case NOR Gate Quad 2-lnput with Strobe Quad 2-lnput Tnple 4 -3 -3 Input MC10H100 MC10H102 MC10H106 Dual 3-Input 3-Output MC10H211 620, 648, 775 620, 648,775


    OCR Scan
    PDF MECL10H MC10H100 Latch/C10H179 MC10H180 MC10H181 MC10H136 MC10H016 MC10H330 MC10H158 MC10H159 register file 100H640 mc10 MECL10H

    Untitled

    Abstract: No abstract text available
    Text: I R C H I L D S E M I C O N D U C T O R TM DM74LS283 4-Bit Binary Adders with Fast Carry • System s achieve partial look-ahead perform ance with the econom y of ripple carry General Description These full adders perform the addition o f tw o 4-bit binary


    OCR Scan
    PDF DM74LS283

    SH100E

    Abstract: siemens SH100E elxr siemens Nand gate SH100E5 TRANSISTOR K 2191
    Text: 7 1991 SIEMENS ASIC Product Description SH100E ECL/CML Gale Amy Family FEATURES • Gate complexities from 1,500 to 16,000 gates ■ 120 ps gate delay, 90 ps differential • 1.5 GHz D flip-flop, 1.7 GHz differential ■ Both ECL and CML macro families ■ TTL I/O available


    OCR Scan
    PDF SH100E 10KH/100K M33S001 SH100E siemens SH100E elxr siemens Nand gate SH100E5 TRANSISTOR K 2191

    INVP inverter

    Abstract: No abstract text available
    Text: October 1989 PRELIMINARY OPEN ASIC DATA SHEET RADIATION TOLERANT LIBRARY MBRT GATE ARRAY SERIES - 2\xJ2 METAL LAYERS MB 0850RT - MB 1300RT - MB 2000RT - MB 2700RT - MB 3200RT MB 4000RT - MB 5000RT - MB 6600RT - MB 7500RT FEATURES ON CHIP SPECIAL FUNCTION - test mode


    OCR Scan
    PDF 0850RT 1300RT 2000RT 2700RT 3200RT 4000RT 5000RT 6600RT 7500RT INVP inverter

    H7442

    Abstract: Matra-Harris Semiconductor
    Text: MB GATE ARRAY SERIES 2/t/2 METAL LAYERS M ÌM ÌIII /MATRA' HARRIS SEMICONDUCTOR MB 850 • MB 1300 • MB 2000 MB 2700 • MB 4000 - MB 5000 -MB 7500 MAY 1986 PR B LÎISIÈ S A R V Features MACRO CELL LIBRARY EXTENSION CAPABILITY : - COMBINATIONAL AND SEQUENTIAL


    OCR Scan
    PDF

    Application Notes SN74182

    Abstract: SN74182 Application Notes SN74181 SN74181 CNY 14-4 SN74S481 SN54S182 SN54S381 SN74S182 SN74S381
    Text: TYPES SN54182, SN54S182, SN74182, SN74S182 LOOK-AHEAD CARRY GENERATORS B U L L E T IN N O . D L -S 7 6 1 1 8 2 3 , D E C E M B E R 1 9 7 2 - R E V IS E D O C T O B E R 1 9 7 6 S N 5 4 1 8 2 .S N 5 4 S 1 8 2 . . . J OR W P AC KA G E S N 7 4 1 8 2 . . . J O R N PAC KAGE


    OCR Scan
    PDF SN54182, SN54S182, SN74182, SN74S182 1972-REVISED SN54181/SN74181, SN54LS181/SN74LS181, SN54S281 /SN74S281, SN54S381, Application Notes SN74182 SN74182 Application Notes SN74181 SN74181 CNY 14-4 SN74S481 SN54S182 SN54S381 SN74S182 SN74S381

    IC 3-8 decoder 74138 pin diagram

    Abstract: full adder using ic 74138 circuit diagram for IC 7483 full adder 7483 4 bit binary full adder circuit diagram for 7483 ic 7442 encoder ttl ic 7485 transistor KD 617 0850R 74283 IC pin diagram FOR 8 BIT BINARY MB5000
    Text: _ HMHS electronic June 1992 ASIC HI-REL DATA SHEET RADIATION TOLERANT LIBRARY MBRT GATE ARRAY SERIES - 2\a!2 METAL LAYERS MB 0850RT - MB 1300RT - MB 2000RT - MB 2700RT - MB 3200RT MB 4000RT - MB 5000RT - MB 6600RT - MB 7500RT FEATURES . TOTAL DOSE up to 70 krads Si


    OCR Scan
    PDF 0850RT 1300RT 2000RT 2700RT 3200RT 4000RT 5000RT 6600RT 7500RT D4401 IC 3-8 decoder 74138 pin diagram full adder using ic 74138 circuit diagram for IC 7483 full adder 7483 4 bit binary full adder circuit diagram for 7483 ic 7442 encoder ttl ic 7485 transistor KD 617 0850R 74283 IC pin diagram FOR 8 BIT BINARY MB5000

    Matra-Harris Semiconductor

    Abstract: MB-7500 pn sequence generator using d flip flop H749 H741 matra harris gate array H7444 INVP inverter MB-4000 multi 9 ihp 1c
    Text: MB GATE ARRAY SERIES 2/J2 METAL LAYERS Illììlilll //ATRA•HAI<’RISSEMICONullUOR MB 850 - MB 1300 - MB 2000 MB 2700 - MB 4000 - MB 5000 -MB 7500 MAY 1986 ¡U M IN À H V Features MACRO CELL LIBRARY EXTENSION CAPABILITY : - COMBINATIONAL AND SEQUENTIAL


    OCR Scan
    PDF