4 BIT EVEN AND ODD PARITY CHECKER Search Results

Contextual Info: GD54/74HC280, GD54/74HCT280 9-BIT EVEN/ODD PARITY GENERATOR/CHECKER General Description These devices are identical in pinout to the 5 4 /7 4 L S 2 8 0 . They contain 9-bit inputs and 2 out­ puts even and odd parities to facilitate operation of Pin Configuration

Contextual Info: HITACHI/ L O G IC/ AR RA YS /M EN ^5 74 HC180 HD D Ë | 4 4 ^ 5 0 3 001 0425 O 92D 1 0 4 2 5 # 8-bit O dd/Even Parity G enerator/C hecker This universal, monolithic, 9-bit 8 data bits plus 1 parity bit parity generator/checker features odd/even outputs and

74180

Abstract: 74180 parity generator 4 bit even and odd parity checker 74180 parity 74180 bit 93180 8284 pin diagram 8284 ScansUX987
Contextual Info: TTL/MSI 93180/54180. 74180 8-BIT PARITY GENERATOR/CHECKER D E S C R IP T IO N — T h e 9 3 1 8 0 /5 4 1 8 0 or 7 4 1 8 0 are m ono lith ic, 8 -B it Parity Check/Generators which L O G IC S Y M B O L , feature control inputs and even/odd outputs to enhance operation in either odd or even parity

CD40101B

Abstract: 15-V
Contextual Info: CD40101B Types Features: CMOS 9-Bit Parity Generator/Checker High-Voltage T y p e s 2 0 -V olt Rating T h e R C A -C D 4 01 0 1B is a 9-bit (8 data bits plus 1 parity bit) p arity generator/checker. It may be used to detect errors in data trans­ mission or data retrieval. Odd and even

TT 2246

Abstract: 74hc180 ge c180 SN74HC180
Contextual Info: SN54HC180, SN74HC180 9 BIT ODDIEVEN PARITY GENERATORS/CHECKERS D2484, MARCH 1 98 4 -REVISED SEPTEMBER 1987 TOP VIEW g C U C 2 FV EN C 3 Dependable Texas Instruments Quality and Reliability h ODD C 4 description E EVEN C 5 - These universal, m o n o lith ic , 9 -b it (8 data bits

Contextual Info: SN54HC180, SN74HC180 9-BIT ODD/EVEN PARITY GENERATORSfCHECKERS D 2 4 8 4 , M A R C H 1 9 8 4 -R E V IS E D SEPTEMBER 1 9 8 7 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs S N 5 4 H C 1 8 0 . . . J PACKAGE

Contextual Info: Technical Data _ CD54/74AC280 CD54/74ACT280 9-Bit Odd/Even Parity Generator/Checker V cc"4 Type Features: • B uffered inputs u Typical propagation delay: 10 ns @ V Cc = 5 V, T, = 25°C, CL = 50 pF GND- 7 FUNCTIONAL DIAGRAM The RCA CD54/74AC280 and CD54/74ACT280 9 -b it o d d /

74LS family

Abstract: 74HC MM54HC MM54HC280 MM74HC MM74HC280
Contextual Info: January 1988 Semiconductor MM54HC280/MM74HC280 9-Bit Odd/Even Parity Generator/Checker General Description Features The M M 5 4H C 28 0 /M M 7 4 H C 2 80 utilizes advanced silico n ­ gate C M OS te ch n olo gy to achieve th e high noise im m unity and low pow e r consum ption o f standard C M OS integrated

hc280

Abstract: DL129 LS180 LS280 MC74HC280 MC74HCXXXD MC74HCXXXN
Contextual Info: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC74HC280 9-Bit Odd/Even Parity Generator/Checker High–Performance Silicon–Gate CMOS The MC74HC280 is identical in pinout to the LS280. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are

1505C

Abstract: 74ABT899 4 bit even parity generator circuit
Contextual Info: INTEGRATED CIRCUITS 74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker 3-State Product specification Supersedes data of 1993 Oct 04 IC23 Data Handbook Philips Semiconductors 1998 Jan 16 Philips Semiconductors Product specification

bc3n

Abstract: 011 92121
Contextual Info: DEVICE SPECIFICATION 36-BIT ODD/EVEN PARITY GENER ATO R AND CHECKER Features: S4280 Description: • 10.4ns Propagation Delay commercial, worst case • Generates both Odd and Even Parity • Checks for both Odd and Even Parity • Configured as four Independent 9-bit Parity

Contextual Info: INTEGRATED CIRCUITS 74ABT16899 74ABTH16899 18-bit latched transceiver with 16-bit parity generator/checker 3-State Product specification Supersedes data of 1997 Mar 28 IC23 Data Handbook Philips Semiconductors 1998 Feb 25 Philips Semiconductors Product specification

application of parity checker

Abstract: 1505C 74ABT16899 74ABTH16899
Contextual Info: INTEGRATED CIRCUITS 74ABT16899 74ABTH16899 18-bit latched transceiver with 16-bit parity generator/checker 3-State Product specification Supersedes data of 1997 Mar 28 IC23 Data Handbook Philips Semiconductors 1998 Feb 25 Philips Semiconductors Product specification

74ALVT16899

Abstract: SSOP56 16-bit latch
Contextual Info: INTEGRATED CIRCUITS 74ALVT16899 2.5V/3.3V 16-bit latch transceiver with 8-bit parity generator/checker 3-State Product specification IC23 Data Handbook Philips Semiconductors 1998 Jun 30 Philips Semiconductors Product specification 2.5V/3.3V 16-bit latch transceiver with

EP01

Abstract: S4280 0P-02
Contextual Info: ^ DEVICE SPECIFICATION - lJ M K 36-BIT ODD/EVEN PARITY GENERATOR AND CHECKER Features: ' - S4280 Description: • 10.4ns Propagation Delay commercial, worst case • Generates both Odd and Even Parity • Checks for both Odd and Even Parity

Contextual Info: P54/74FCT3480C/D—P54/74FCT3481 C/D 3.3V DUAL ODD-PARITY, DUAL EVEN-PARITY GENERATOR/CHECKERS 7$- FEATURES • Function and Drive Compatible with the Fastest TTL Logic ESD protection exceeds 2000V

480B

Abstract: 16 bit odd even parity checker using two IC
Contextual Info: P54/74PCT480/A/B, P54/74PCT481 /A/B DUAL ODD-PARITY, DUAL EVEN-PARITY GENERATOR/CHECKERS FEATURES • Two 8-Bit Parity Generator/Checkers Per Device CMOS For Low Power Dissipation ■ Three Speed Grades Mil/Comm’l Standard— 17/13 ns Fast— 9 .517.5 ns

Contextual Info: P54/74PCT480/A/B, P54/74PCT481/A/B DUAL ODD-PARITY, DUAL EVEN-PARITY GENERATOR/CHECKERS raiynoBMW À -

b5013

Contextual Info: NATIONAL SEP1ICOND {LOGIC} DEE D | bSOliee DObMEOÖ 1 | 62 T-Hsr-n CONNECTION DIAGRAM PINOUT A 93S62 9-INPUT PARITY CHECKER/GENERATOR io [ T jÜ ] V cc h [T T 5] I? 12 U Ï U 16 b [T TT 's le |T DESCRIPTION — The '62 is a very high speed 9-input parity checker/gen­

Contextual Info: 62 CO NNECTIO N DIAGRAM PINOUT A 93S62 9-INPUT PARITY CHECKER/GENERATOR DESCRIPTION — The '62 is a very high speed 9-input parity checker/generator for use in error detection and error correction applications. The '62 provides odd and even parity for up to nine data bits. The even parity

74als280

Abstract: 54ALS280 als 280
Contextual Info: SN54ALS280, SN54AS280, S N 74A LS 28 0 . SN74AS280 9-BIT PARITY GENERATORS/CHECKERS D 2 6 6 1 . D E C E M B E R 1 9 8 2 -R E V IS E D A U G U ST 1985 Generates Either Odd or Even Parity for Nine Data Lines SN 54A LS 280, S N 54A S 280 S N 74A LS 280, S N 74A S 280 . .

Contextual Info: •*» • «s P54/74FCT480T/AT/BT — P54/74FCT481T/AT/BT DUAL ODD-PARITY, DUAL EVEN-PARITY GENERATOR/CHECKERS FEATURES • Function, Pinout and Drive Compatible with the FCT and F Logic ■ FCT-A speed at 7.5ns max. Com'l FCT-B speed at 5.6ns max. (Com'l)

HCF40101B

Abstract: HCF40101BEY HCF40101BM1 HCF40101M013TR
Contextual Info: HCF40101B 9 BIT PARITY GENERATOR CHECKER • ■ ■ ■ ■ ■ STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT II = 100nA MAX AT VDD = 18V TA = 25°C 100% TESTED FOR QUIESCENT CURRENT

Contextual Info: P54/74FCT480/A/B P54/74PCT480/A/B P54/74FCT481 /A/B (P54/74PCT481 /A/B) DUAL ODD-PARITY, DUAL EVEN-PARITY QENERATOR/CHECKERS_ FEATURES • Function, Pinout and Drive Compatible with the FCT and F Logic 64 mA Sink Current (Com’l), 32 mA (Mil)