29JUL201 Search Results

Contextual Info: THIS DR AWI N G IS UNPUBLI SHED. RELEASED FOR ALL C O P Y R I G H T 20 PUBLICATION RIGHTS LOC R E V IS IONS DIST RESERVED. DESCRIPTION 2.25 DA T E DWN REVISED PER E C O - I 1- 0 0 4 5 8 7 I I MAR201 I RK REVISED PER E C R - I 1- 0 1 5 3 2 3 29JUL201 RK MATER

Contextual Info: 4 THIS DRAWING IS UNPUBLISHED. C COPYRIGHT 20 RELEASED FOR PUBLICATION BY - 2 3 1 20 REVISIONS ALL RIGHTS RESERVED. P DESCRIPTION LTR B1 DATE REDRAWN IN CAD DWN APVD PKS 29JUL2013 RRP D D .040 [1] 1.026 [ 26.1 ] A-A SECTION .190 [ 4.8 ] 30 $ 1.164 [ 29.6 ]

Contextual Info: SN65LVDS18, SN65LVP18 SN65LVDS19, SN65LVP19 www.ti.com SLLS624B – SEPTEMBER 2004 – REVISED NOVEMBER 2005 2.5-V/3.3-V OSCILLATOR GAIN STAGE/BUFFERS • FEATURES • • • Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs Clock Rates to 1 GHz

Contextual Info: SN74LVC16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS www.ti.com SCAS728A – OCTOBER 2003 – REVISED OCTOBER 2005 FEATURES • • • • • • • DGG, DGV, OR DL PACKAGE TOP VIEW Member of the Texas Instruments Widebus Family

Contextual Info: TLV320DAC3101 www.ti.com SLAS666 – JANUARY 2010 Low-Power Stereo Audio DAC With Audio Processing and Stereo Class-D Speaker Amplifier Check for Samples: TLV320DAC3101 1 INTRODUCTION 1.1 Features • Stereo Audio DAC With 95-dB SNR • Supports 8-kHz to 192-kHz Sample Rates

Contextual Info: TLV320DAC3101 www.ti.com SLAS666 – JANUARY 2010 Low-Power Stereo Audio DAC With Audio Processing and Stereo Class-D Speaker Amplifier Check for Samples: TLV320DAC3101 1 INTRODUCTION 1.1 Features • Stereo Audio DAC With 95-dB SNR • Supports 8-kHz to 192-kHz Sample Rates

Contextual Info: TL16CP754C, TL16C754C SLLS644G – DECEMBER 2007 – REVISED MAY 2011 www.ti.com QUAD UARTS WITH 64-BYTE FIFO Check for Samples: TL16CP754C, TL16C754C FEATURES 1 • • • • • • • • • • • • • ST16C654/654D Pin Compatible With Additional Enhancements

Contextual Info: UC1525A, UC1527A UC2525A, UC2527A UC3525A, UC3527A www.ti.com SLUS191C – FEBRUARY 1997 – REVISED JANUARY 2008 REGULATING PULSE WIDTH MODULATORS FEATURES 1 • • • • • • • • • • DESCRIPTION 8-V to 35-V Operation 5.1-V Reference Trimmed to 1%

Contextual Info: UC1525A, UC1527A UC2525A, UC2527A UC3525A, UC3527A www.ti.com SLUS191C – FEBRUARY 1997 – REVISED JANUARY 2008 REGULATING PULSE WIDTH MODULATORS FEATURES 1 • • • • • • • • • • DESCRIPTION 8-V to 35-V Operation 5.1-V Reference Trimmed to 1%

Contextual Info: TLV320AIC3100 www.ti.com SLAS667 – NOVEMBER 2009 Low-Power Audio Codec With Audio Processing and Mono Class-D Amplifier Check for Samples: TLV320AIC3100 1 INTRODUCTION 1.1 Features • Stereo Audio DAC With 95-dB SNR • Mono Audio ADC With 91-dB SNR • Supports 8-kHz to 192-kHz Separate DAC and

Contextual Info: TLV320DAC3120 www.ti.com SLAS659 – NOVEMBER 2009 Low-Power Mono Audio DAC With Embedded miniDSP and Mono Class-D Speaker Amplifier Check for Samples: TLV320DAC3120 1 INTRODUCTION 1.1 • • • • 1 • • • • • • • • • • • • Features

Contextual Info: SN54LVTH162374, SN74LVTH162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS www.ti.com SCBS262M – JULY 1993 – REVISED NOVEMBER 2006 FEATURES • • • • • • • • • • • Members of the Texas Instruments Widebus

Contextual Info: DAC7664 SBAS271 − MARCH 2004 16ĆBit, Quad Voltage Output DigitalĆtoĆAnalog Converter FEATURES D Low Glitch: 1nV-s typ D Low Power: 18mW D Unipolar or Bipolar Operation D Settling Time: 12µs to 0.003% D 16-Bit Linearity and Monotonicity: D D D D D D

Contextual Info: SN74AVC20T245 20ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES566F − MAY 2004 − REVISED APRIL 2005 D Control Inputs VIH/VIL Levels are D D D D D D D D DGG OR DGV PACKAGE TOP VIEW Referenced to VCCA Voltage

Contextual Info: UC1525A, UC1527A UC2525A, UC2527A UC3525A, UC3527A www.ti.com SLUS191C – FEBRUARY 1997 – REVISED JANUARY 2008 REGULATING PULSE WIDTH MODULATORS FEATURES 1 • • • • • • • • • • DESCRIPTION 8-V to 35-V Operation 5.1-V Reference Trimmed to 1%

Contextual Info: SN54F299, SN74F299 8ĆBIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3ĆSTATE OUTPUTSą ą The SN54F299 is obsolete and no longer supplied. SDFS071B − MARCH 1987 − REVISED APRIL 2004 D Four Modes of Operation: D D D D D SN54F299 . . . J PACKAGE SN74F299 . . . DW, N, OR NS PACKAGE

Contextual Info: UC1525A, UC1527A UC2525A, UC2527A UC3525A, UC3527A www.ti.com SLUS191C – FEBRUARY 1997 – REVISED JANUARY 2008 REGULATING PULSE WIDTH MODULATORS FEATURES 1 • • • • • • • • • • DESCRIPTION 8-V to 35-V Operation 5.1-V Reference Trimmed to 1%

Contextual Info: UC1525A, UC1527A UC2525A, UC2527A UC3525A, UC3527A www.ti.com SLUS191C – FEBRUARY 1997 – REVISED JANUARY 2008 REGULATING PULSE WIDTH MODULATORS FEATURES 1 • • • • • • • • • • DESCRIPTION 8-V to 35-V Operation 5.1-V Reference Trimmed to 1%

Contextual Info: PM8801 High-efficiency, IEEE 802.3at compliant, integrated PoE-PD interface and PWM controller Datasheet - production data Description The PM8801 integrates a standard compliant Power over Ethernet PoE interface and a current mode PWM controller to simplify the

Contextual Info: SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS191F − JANUARY 1991 − REVISED SEPTEMBER 2003 SN54ABT574 . . . J OR W PACKAGE SN74ABT574A . . . DB, DW, N, NS, OR PW PACKAGE TOP VIEW 19 3 18 4 17 5 16 6 15 7 14 8

Contextual Info: SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDAS243B – APRIL 1982 – REVISED AUGUST 2001 D SN54ALS1035 . . . J OR W PACKAGE SN74ALS1035 . . . D OR N PACKAGE TOP VIEW Noninverting Buffers With Open-Collector Outputs description

Contextual Info: SN74LVC1G32 www.ti.com SCES219S – APRIL 1999 – REVISED JULY 2013 SINGLE 2-INPUT POSITIVE-OR GATE Check for Samples: SN74LVC1G32 FEATURES DESCRIPTION • This single 2-input positive-OR gate is designed for 1.65-V to 5.5-V VCC operation. 1 2 • • •

smd transistor n6

Abstract: SMD code E2
Contextual Info: RHF1401 Rad-hard 14-bit 30 Msps A/D converter Datasheet − production data Features Ceramic SO-48 package • Qml-V qualified, smd 5962-06260 ■ Rad hard: 300 kRad Si TID ■ Failure immune (SEFI) and latch-up immune (SEL) up to 120 MeV-cm2/mg at 2.7 V and

Contextual Info: M24LR16E-R Dynamic NFC/RFID tag IC with 16-Kbit EEPROM, energy harvesting, I²C bus and ISO 15693 RF interface Datasheet - production data Contactless interface • ISO 15693 and ISO 18000-3 mode 1 compatible • 13.56 MHz ±7k Hz carrier frequency SO8 MN