marking 3 pin A1p
Abstract: No abstract text available
Text: SN65LVDS822 www.ti.com SLLSEE8 – SEPTEMBER 2013 FLATLINK LVDS RECEIVER Check for Samples: SN65LVDS822 FEATURES 1 • • • • • 4:27 LVDS-to-CMOS Deserializer Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160x120 to 1024x600 Special 2:27 Mode With 14x Sampling Allows
|
Original
|
SN65LVDS822
160x120
1024x600
48-pin
marking 3 pin A1p
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LMH2190 LMH2190 Quad Channel 27 MHz Clock Tree Driver with I 2 C Interface Literature Number: SNAS473G LMH2190 Quad Channel 27 MHz Clock Tree Driver with I2C Interface General Description Features The LMH2190 is a quad channel configurable clock tree driver
|
Original
|
LMH2190
LMH2190
SNAS473G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS822 www.ti.com SLLSEE8 – SEPTEMBER 2013 FLATLINK LVDS RECEIVER Check for Samples: SN65LVDS822 FEATURES 1 • • • • • 4:27 LVDS-to-CMOS Deserializer Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160x120 to 1024x600 Special 2:27 Mode With 14x Sampling Allows
|
Original
|
SN65LVDS822
160x120
1024x600
48-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET ICS728 ICS728 LOW COST 27 MHZ 3.3 VOLT VCXO LOW COST 27 MHZ 3.3 VOLT VCXO Description Features The ICS728 combines the functions of a VCXO Voltage Controlled Crystal Oscillator and PLL (Phase Locked Loop) frequency doubler onto a single chip.
|
Original
|
ICS728
ICS728
199707558G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SCLF-27+ SCLF-27 Surface Mount Low Pass Filter 50Ω DC to 27 MHz Maximum Ratings Operating Temperature -40°C to 85°C Storage Temperature -55°C to 100°C RF Power Input 0.5W max. Features • wide selection of cut-off frequencies • excellent rejection
|
Original
|
SCLF-27+
SCLF-27
YY161
2002/95/EC)
SCLF-27
M111708
|
PDF
|
DC-27
Abstract: SCLF-27 YY161
Text: SCLF-27+ SCLF-27 Surface Mount Low Pass Filter 50Ω DC to 27 MHz Features Maximum Ratings Operating Temperature -40°C to 85°C Storage Temperature -55°C to 100°C RF Power Input 0.5W max. • wide selection of cut-off frequencies • excellent rejection
|
Original
|
SCLF-27+
SCLF-27
YY161
2002/95/EC)
M111708
DC-27
SCLF-27
YY161
|
PDF
|
BGO387
Abstract: No abstract text available
Text: DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D112 BGO387 300 MHz Optical receiver Product specification Supersedes data of 2002 Mar 08 2002 Jun 27 Philips Semiconductors Product specification 300 MHz Optical receiver BGO387 FEATURES PINNING - SOT115U
|
Original
|
M3D112
BGO387
OT115U
SCA74
613518/03/pp8
BGO387
|
PDF
|
db1n
Abstract: DC-27 SCLF-27 YY161
Text: Surface Mount SCLF-27+ SCLF-27 Low Pass Filter 50Ω DC to 27 MHz Features Maximum Ratings Operating Temperature -40°C to 85°C Storage Temperature • wide selection of cut-off frequencies • excellent rejection • custom models available -55°C to 100°C
|
Original
|
SCLF-27+
SCLF-27
YY161
2002/95/EC)
M98898
db1n
DC-27
SCLF-27
YY161
|
PDF
|
BGO387
Abstract: No abstract text available
Text: DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D112 BGO387 300 MHz Optical receiver Product specification Supersedes data of 2002 Jun 27 2002 Dec 03 Philips Semiconductors Product specification 300 MHz Optical receiver BGO387 FEATURES PINNING - SOT115U
|
Original
|
M3D112
BGO387
OT115U
SCA74
613518/04/pp8
BGO387
|
PDF
|
100119
Abstract: DC-27 SCLF-27 YY161
Text: SCLF-27+ SCLF-27 Surface Mount Low Pass Filter 50Ω DC to 27 MHz Maximum Ratings Operating Temperature -40°C to 85°C Storage Temperature -55°C to 100°C RF Power Input 0.5W max. Features • wide selection of cut-off frequencies • excellent rejection
|
Original
|
SCLF-27+
SCLF-27
YY161
2002/95/EC)
M111708
100119
DC-27
SCLF-27
YY161
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SCLF-27+ SCLF-27 Surface Mount Low Pass Filter 50Ω DC to 27 MHz Maximum Ratings Operating Temperature -40°C to 85°C Storage Temperature -55°C to 100°C RF Power Input 0.5W max. Features • wide selection of cut-off frequencies • excellent rejection
|
Original
|
SCLF-27+
SCLF-27
YY161
2002/95/EC)
M111708
SCLF-27
|
PDF
|
dc-27
Abstract: SCLF-27 YY161
Text: SCLF-27+ SCLF-27 Surface Mount Low Pass Filter 50Ω DC to 27 MHz Maximum Ratings Operating Temperature -40°C to 85°C Storage Temperature -55°C to 100°C RF Power Input 0.5W max. Features • wide selection of cut-off frequencies • excellent rejection
|
Original
|
SCLF-27+
SCLF-27
YY161
2002/95/EC)
M111708
dc-27
SCLF-27
YY161
|
PDF
|
27m21
Abstract: CY28517 VSS100 DB-25M RoHS VSS-100
Text: CY28517 PCI Express Clock Generator Features • Four 100 MHz differential clocks ■ 48 MHz clock ■ Two 25 MHz clocks ■ 27 MHz Reference Clock ■ OE control per clock output ■ ■ Selectable, Triangle, and Lexmark profiles ■ SMbus support with readback capabilities
|
Original
|
CY28517
28-pin
100MT
100MC
198pplication
27m21
CY28517
VSS100
DB-25M RoHS
VSS-100
|
PDF
|
BGO827
Abstract: 72125
Text: DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D456 BGO827; BGO827/FC0; BGO827/SC0 870 MHz optical receivers Product specification Supersedes data of 2002 Jun 27 2002 Dec 10 Philips Semiconductors Product specification BGO827; BGO827/FC0; BGO827/SC0 870 MHz optical receivers
|
Original
|
M3D456
BGO827;
BGO827/FC0;
BGO827/SC0
OT115
SCA74
613518/02/pp12
BGO827
72125
|
PDF
|
|
XC2V3000-FF1152
Abstract: XAPP622 Digital clock MODULE CIRCUIT DIAGRAM CLK180 MULT18X18 X0Y80 XC2V3000FF1152
Text: Application Note: Virtex-II Series R 644-MHz SDR LVDS Transmitter/Receiver XAPP622 v1.7 April 27, 2004 Summary This application note describes single data rate (SDR) transmitter and receiver interfaces operating at up to 644 MHz, using 17 Low-Voltage Differential Signaling (LVDS) pairs (one
|
Original
|
644-MHz
XAPP622
XC2V3000-FF1152
CS144,
FG256,
FG456,
FG676,
BG575,
BG728
XAPP622
Digital clock MODULE CIRCUIT DIAGRAM
CLK180
MULT18X18
X0Y80
XC2V3000FF1152
|
PDF
|
14.5 MHz crystal filter
Abstract: 948F NB3N508S NB3N508SDTG NB3N508SDTR2G tssop-16
Text: NB3N508S 3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output Description The NB3N508S is a high precision, low phase noise Voltage Controlled Crystal Oscillator VCXO and phase lock loop (PLL) that generates 216 MHz M−LVDS output from a 27 MHz crystal. The
|
Original
|
NB3N508S
NB3N508S
TSSOP-16
NB3N508S/D
14.5 MHz crystal filter
948F
NB3N508SDTG
NB3N508SDTR2G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NB3N508S 3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output Description The NB3N508S is a high precision, low phase noise Voltage Controlled Crystal Oscillator VCXO and phase lock loop (PLL) that generates 216 MHz M−LVDS output from a 27 MHz crystal. The
|
Original
|
NB3N508S
NB3N508S
NB3N508S/D
|
PDF
|
CK505
Abstract: sl28 lathes DOT96 PCI33 LCD1001 SL28640 SE286
Text: SL28640 Clock Generator for Intel Cantiga Chipset Features • 33 MHz PCI clock • 27 MHz Video clocks • Compliant to Intel CK505 • Low power push-pull type differential output buffers • Integrated voltage regulator • Buffered Reference Clock 14.318 MHz
|
Original
|
SL28640
CK505
72-pin
DOT96
CK505
sl28
lathes
PCI33
LCD1001
SL28640
SE286
|
PDF
|
CY28548
Abstract: 100C CK505 DOT96 LCD1001 SL28548ATC-2
Text: SL28548-2 Clock Generator for Intel Crestline Chipset Features • 33 MHz PCI clock • 27 MHz Video clocks • Compliant to Intel CK505 • Low power push-pull type differential output buffers • Integrated voltage regulator • Buffered Reference Clock 14.318 MHz
|
Original
|
SL28548-2
CK505
64-pin
CY28548
100C
CK505
DOT96
LCD1001
SL28548ATC-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ASX415 250 ~ 4000 MHz MMIC Amplifier 4 Features Description 14 dB Gain at 2000 MHz 27 dBm P1dB at 2000 MHz 42 dBm OIP3 at 2000 MHz ACLR @ WCDMA 4FA: -51 dBc @ Pout = +13 dBm, +/- 5 MHz offset MTTF > 100 Years Single Supply The ASX415, a power amplifier MMIC, has a high
|
Original
|
ASX415
ASX415,
100pF
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS822 www.ti.com SLLSEE8A – SEPTEMBER 2013 – REVISED OCTOBER 2013 FLATLINK LVDS RECEIVER Check for Samples: SN65LVDS822 FEATURES 1 • • 2 • • • • • 4:27 LVDS-to-CMOS Deserializer Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160x120 to 1024x600
|
Original
|
SN65LVDS822
160x120
1024x600
48-piti
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS822 www.ti.com SLLSEE8A – SEPTEMBER 2013 – REVISED OCTOBER 2013 FLATLINK LVDS RECEIVER Check for Samples: SN65LVDS822 FEATURES 1 • • 2 • • • • • 4:27 LVDS-to-CMOS Deserializer Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160x120 to 1024x600
|
Original
|
SN65LVDS822
160x120
1024x600
48-piti
|
PDF
|
LM1871 LM1872
Abstract: HIGH VOLTAGE ISOLATION DZ 2101 TOKO 10K VTS-6089 VTS6089 TOKO 10 EZC DZ 2101 b lm1871 EZC 100N LM1872N
Text: LM1872 National Semiconductor LM1872 Radio Control Receiver/Decoder General Description Features The LM1872 is a complete RF receiver/decoder for radio control applications. The device is well suited for use at ei ther 27 MHz, 49 MHz or 72 MHz in controlling various toys
|
OCR Scan
|
LM1872
LM1872
LM1871,
TL/H/7912-27
TL/H/7912-28
TL/H/7912-29
LM1871 LM1872
HIGH VOLTAGE ISOLATION DZ 2101
TOKO 10K
VTS-6089
VTS6089
TOKO 10 EZC
DZ 2101 b
lm1871
EZC 100N
LM1872N
|
PDF
|
HIGH VOLTAGE ISOLATION DZ 2101
Abstract: HIGH VOLTAGE ISOLATION DZ 2101 PEAK DETECTOR CIRC DZ 2101 lm1872 circuit diagram for simple IR robots LM1871 pf 2102 vts 455 khz if transformer HIGH VOLTAGE ISOLATION DP 2101 PEAK DETECTOR CIRC TOKO 10K
Text: LM1872 2 3 National Semiconductor LM1872 Radio Control Receiver/Decoder General Description Features The LM1872 is a complete RF receiver/decoder for radio control applications. The device is well suited for use at ei ther 27 MHz, 49 MHz or 72 MHz in controlling various toys
|
OCR Scan
|
LM1872
LM1872
LM1871,
TL/H/7912-27
HIGH VOLTAGE ISOLATION DZ 2101
HIGH VOLTAGE ISOLATION DZ 2101 PEAK DETECTOR CIRC
DZ 2101
circuit diagram for simple IR robots
LM1871
pf 2102 vts
455 khz if transformer
HIGH VOLTAGE ISOLATION DP 2101 PEAK DETECTOR CIRC
TOKO 10K
|
PDF
|